Security Target for the Crypto Library V2.0 on P60x017/041PVE according to the Common Criteria for Information Technology Evaluation (CC) at Level EAL6 augmented.

The Crypto Library is developed and provided by NXP Semiconductors, Business Line Security & Connectivity.
Revision history

<table>
<thead>
<tr>
<th>Rev</th>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.1</td>
<td>2014-07-10</td>
<td>Initial version of document, derived from ST for Crypto Library V2.0 on P61N1M3PVD/PVE</td>
</tr>
<tr>
<td>0.2</td>
<td>2014-10-15</td>
<td>Update after first review</td>
</tr>
<tr>
<td>0.3</td>
<td>2016-12-21</td>
<td>Updated Table 1</td>
</tr>
<tr>
<td>0.4</td>
<td>2017-03-09</td>
<td>Further update of Table 1</td>
</tr>
</tbody>
</table>

Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com
## Glossary

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CBC</td>
<td>Cipher Block Chaining (a block cipher mode of operation)</td>
</tr>
<tr>
<td>CBC-MAC</td>
<td>Cipher Block Chaining Message Authentication Code</td>
</tr>
<tr>
<td>CC</td>
<td>Common Criteria Version 3.1</td>
</tr>
<tr>
<td>CPU</td>
<td>Central Processing Unit</td>
</tr>
<tr>
<td>DEA</td>
<td>Data Encryption Algorithm</td>
</tr>
<tr>
<td>DES</td>
<td>Data Encryption Standard</td>
</tr>
<tr>
<td>DRNG</td>
<td>Deterministic Random Number Generator</td>
</tr>
<tr>
<td>EAL</td>
<td>Evaluation Assurance Level</td>
</tr>
<tr>
<td>ECB</td>
<td>Electronic Code Book (a block cipher mode of operation)</td>
</tr>
<tr>
<td>ECC</td>
<td>Elliptic Curve Cryptography</td>
</tr>
<tr>
<td>IC</td>
<td>Integrated circuit</td>
</tr>
<tr>
<td>IT</td>
<td>Information Technology</td>
</tr>
<tr>
<td>MMU</td>
<td>Memory Management Unit</td>
</tr>
<tr>
<td>MX</td>
<td>Memory eXtension</td>
</tr>
<tr>
<td>n/a</td>
<td>not applicable</td>
</tr>
<tr>
<td>NDA</td>
<td>Non Disclosure Agreement</td>
</tr>
<tr>
<td>PKC</td>
<td>Public Key Cryptography</td>
</tr>
<tr>
<td>PP</td>
<td>Protection Profile</td>
</tr>
<tr>
<td>PSW(H)</td>
<td>Program Status Word (High byte)</td>
</tr>
<tr>
<td>SAR</td>
<td>Security Assurance Requirement</td>
</tr>
<tr>
<td>SHA</td>
<td>Secure Hash Algorithm</td>
</tr>
<tr>
<td>SFR</td>
<td>as abbreviation of the CC term: Security Functional Requirement, as abbreviation of the technical term of the SmartMX-family: Special Function Register</td>
</tr>
<tr>
<td>SIM</td>
<td>Subscriber Identity Module</td>
</tr>
<tr>
<td>ST</td>
<td>Security Target.</td>
</tr>
<tr>
<td>TOE</td>
<td>Target of Evaluation.</td>
</tr>
<tr>
<td>TRNG</td>
<td>True Random Number Generator</td>
</tr>
<tr>
<td>TSF</td>
<td>Part of the TOE that realises the security functionality</td>
</tr>
<tr>
<td>TSFI</td>
<td>TSF Interface, a means by which external entities (or subjects in the TOE but outside of the TSF) supply data to the TSF, receive data from the TSF and invoke services from the TSF</td>
</tr>
<tr>
<td>UART</td>
<td>Universal Asynchronous Receiver and Transmitter</td>
</tr>
</tbody>
</table>
1. ST Introduction

This chapter is divided into the following sections: “ST Identification”, “TOE overview”, and “TOE Description”.

1.1 ST Identification

This Security Target is for the Common Criteria evaluation of the “Crypto Library V2.0 on P60x017/041PVE” provided by NXP Semiconductors, Business Unit Security & Connectivity.

ST Identification: Crypto Library V2.0 on P60x017/041PVE Security Target, Rev. 0.4 –09 March 2017 NSCIB-CC-14-46874

The TOE is a composite TOE, consisting of:

- The hardware “NXP Secure Smart Card Controller P60x017/041PVE”, which is used as evaluated platform.
- The “Crypto Library V2.0 on P60x017/041PVE” which is built upon this platform.

This Security Target builds on the Hardware Security Target [11], which refers to the “NXP Secure Smart Card Controller P60x017/041PVE provided by NXP Semiconductors, Business Unit Security & Connectivity.

To unify documents derivative independent identification “Crypto Library on SmartMX2” is used where possible. Derivative dependent information is emphasized as such.

1.2 TOE overview

1.2.1 Introduction

The Hardware Security Target [11] contains, in section 1.3 “TOE Overview”, an introduction about the SmartMX2 hardware TOE that is considered in the evaluation. The Hardware Security Target includes IC Dedicated Software stored in the ROM provided with the SmartMX2 hardware platform.

The “Crypto Library V2.0 on P60x017/041PVE” is a cryptographic library, which provides a set of cryptographic functions that can be used by the Smartcard Embedded Software. The cryptographic library consists of several binary packages that are intended to be linked to the Smartcard Embedded Software. The Smartcard Embedded Software developer links the binary packages that he needs to his Smartcard Embedded Software and the whole is subsequently implemented in arbitrary memory (ROM or EEPROM) of the hardware platform.

The NXP SmartMX2 smart card processor P60x017/041PVE provides the computing platform and cryptographic support by means of co-processors for the Crypto Library V2.0 on P60x017/041PVE.

The Crypto Library V2.0 on P60x017/041PVE provides the security functionality described below in addition to the functionality described in the Hardware Security Target [11] for the hardware platform:

- The Crypto Library provides DES1, Triple-DES (3DES), RSA, RSA key generation, RSA public key computation, ECDSA (ECC over GF(p)) signature generation and verification, ECDSA (ECC over GF(p)) key generation, ECDH (ECC Diffie-Hellmann) key-exchange,

---

1. DES and Triple-DES can be used in ECB, CBC, CBC-MAC, or CMAC mode.
full point addition (ECC over GF(p)), standard security level SHA-1, SHA-224, SHA-256, SHA-384, SHA-512 algorithms.²

Most algorithms are resistant against attacks as described in the JIL attack methods for smartcard and similar devices [36].

In addition, the Crypto Library implements a software (pseudo) random number generator which is initialized (seeded) by the hardware random number generator of the SmartMX2.

Finally, the TOE provides a secure copy routine, a secure memory compare routine and includes internal security measures for residual information protection.

1.2.2 Life-Cycle

The life cycle of the hardware platform as part of the TOE is described in section 1.4.5 “TOE Intended Usage” of the Hardware Security Target [11]. The delivery process or the hardware platform is independent from the Crypto Library V2.0 on P60x017/041PVE.

The Crypto Library is delivered in Phase 1 (for a definition of the Phases refer to section ‘1.2.3 TOE life cycle’ of the Protection Profile [10]) as a software package (a set of binary files) to the developers of Smartcard Embedded Software. The Smartcard Embedded Software may comprise in this case an operating system and/or other smart card software (applications). The Software developer can incorporate the Crypto Library into their product.

The subsequent use of the Crypto Library by Smartcard Embedded Software Developers is out of the control of the developer NXP Semiconductors, Business Line Security & Connectivity; the integration of the Crypto Library into Smartcard Embedded Software is not part of this evaluation.

Security during Development and Production

The development process of the Crypto Library is part of the evaluation. The access to the implementation documentation, test bench and the source code is restricted to the development team of the Crypto Library V2.0 on P60x017/041PVE. The security measures installed within NXP, including a secure delivery process, ensure the integrity and quality of the delivered Crypto Library binary files.

1.2.3 Specific Issues of Smartcard Hardware and the Common Criteria

Regarding the Application Note 2 of the Protection Profile [10] the TOE provides additional functionality which is not covered in the Protection profile [10] and the Hardware Security Target [11]. This additional functionality is added using the policy “P.Add-Func” (see section 3.3 of this Security Target).

1.3 TOE Description

The Target of Evaluation (TOE) consists of a hardware part (incl. IC Dedicated Software) and the Smartcard Embedded Software part:

- The hardware part consists of the NXP P60x017/041PVE Secure Smart Card Controller with IC Dedicated Software. The IC Dedicated Software is composed of IC Dedicated Test Software and IC Dedicated Support Software. The IC Dedicated Test Software contains the Test-ROM Software, the IC Dedicated Support Software is composed of the Boot-ROM Software, the Firmware Operating System. All other

2. To fend off attackers with high attack potential an adequate security level must be used (references can be found in national and international documents and standards). In particular this means that SHA-1, Single-DES and short key lengths for RSA, ECC shall not be used.
software is called Smartcard Embedded Software. The hardware part of the TOE includes dedicated guidance documentation.

- The Smartcard Embedded Software “Crypto Library V2.0 on P60x017/041PVE” consists of a software library and associated documentation. The Crypto Library V2.0 on P60x017/041PVE is an additional part that provides cryptographic functions that can be operated on the hardware platform as described in this Security Target. The rest of the Smartcard Embedded Software is not part of the TOE.

The hardware part of the TOE is not described in detail in this document. Details are included in the Hardware Security Target [11] and therefore this latter document will be cited wherever appropriate. However the assets, assumptions, threats, objectives and security functional requirements are tracked in this Security Target.

The TOE components consist of all the TOE components listed in Table 1 of the Hardware Security Target [11] plus all TOE components listed in the table below:

### Table 1. Components of the TOE that are additional to the Hardware Security Target

<table>
<thead>
<tr>
<th>Type</th>
<th>Name</th>
<th>Release</th>
<th>Date</th>
<th>Form of Delivery</th>
</tr>
</thead>
<tbody>
<tr>
<td>Library File</td>
<td>phSmx2ClDes.lib</td>
<td>1.0</td>
<td>2013-01-30</td>
<td>Electronic file</td>
</tr>
<tr>
<td></td>
<td>phSmx2ClRsa.lib</td>
<td>1.1</td>
<td>2013-08-02</td>
<td>Electronic file</td>
</tr>
<tr>
<td></td>
<td>phSmx2ClRsaKg.lib</td>
<td>1.1</td>
<td>2013-10-29</td>
<td>Electronic file</td>
</tr>
<tr>
<td></td>
<td>phSmx2ClEccGfp.lib</td>
<td>1.1</td>
<td>2013-10-29</td>
<td>Electronic file</td>
</tr>
<tr>
<td></td>
<td>phSmx2ClSha.lib</td>
<td>1.0</td>
<td>2013-01-30</td>
<td>Electronic file</td>
</tr>
<tr>
<td></td>
<td>phSmx2ClSha512.lib</td>
<td>1.0</td>
<td>2013-01-30</td>
<td>Electronic file</td>
</tr>
<tr>
<td></td>
<td>phSmx2ClRng.lib</td>
<td>1.1</td>
<td>2013-04-08</td>
<td>Electronic file</td>
</tr>
<tr>
<td></td>
<td>phSmx2ClUtils.lib</td>
<td>1.2</td>
<td>2013-07-30</td>
<td>Electronic file</td>
</tr>
<tr>
<td></td>
<td>phSmx2ClSymCfg.lib</td>
<td>1.0</td>
<td>2013-10-30</td>
<td>Electronic file</td>
</tr>
<tr>
<td>Header File</td>
<td>phSmx2ClDes.h</td>
<td>1.0</td>
<td>2013-01-30</td>
<td>Electronic file</td>
</tr>
<tr>
<td></td>
<td>phSmx2ClRsa.h</td>
<td>1.1</td>
<td>2013-08-02</td>
<td>Electronic file</td>
</tr>
<tr>
<td></td>
<td>phSmx2ClRsaKg.h</td>
<td>1.1</td>
<td>2013-10-29</td>
<td>Electronic file</td>
</tr>
<tr>
<td></td>
<td>phSmx2ClEccGfp.h</td>
<td>1.1</td>
<td>2013-10-29</td>
<td>Electronic file</td>
</tr>
<tr>
<td></td>
<td>phSmx2ClSha.h</td>
<td>1.0</td>
<td>2013-01-30</td>
<td>Electronic file</td>
</tr>
<tr>
<td></td>
<td>phSmx2ClSha512.h</td>
<td>1.0</td>
<td>2013-01-30</td>
<td>Electronic file</td>
</tr>
<tr>
<td></td>
<td>phSmx2ClRng.h</td>
<td>1.1</td>
<td>2013-04-08</td>
<td>Electronic file</td>
</tr>
<tr>
<td></td>
<td>phSmx2ClUtils.h</td>
<td>1.2</td>
<td>2013-07-30</td>
<td>Electronic file</td>
</tr>
<tr>
<td>Source Code</td>
<td>phSmx2ClUtils_ImportExportFcts.h</td>
<td>1.2</td>
<td>2013-07-30</td>
<td>Electronic file</td>
</tr>
<tr>
<td></td>
<td>phSmx2ClUtils_RngAccess.h</td>
<td>1.2</td>
<td>2013-07-30</td>
<td>Electronic file</td>
</tr>
<tr>
<td></td>
<td>phSmx2ClTypes.h</td>
<td>1.1</td>
<td>2013-11-15</td>
<td>Electronic file</td>
</tr>
<tr>
<td></td>
<td>phSmx2ClSymCfg.h</td>
<td>1.0</td>
<td>2013-10-30</td>
<td>Electronic file</td>
</tr>
<tr>
<td></td>
<td>phSmx2ClSymCfg_Des.h</td>
<td>1.0</td>
<td>2013-10-30</td>
<td>Electronic file</td>
</tr>
</tbody>
</table>
1.3.1 Hardware Description

The NXP SmartMX2 hardware is described in section 1.4.3.1 “Hardware Description” of the Hardware Security Target [11]. The IC Dedicated Support Software stored in the Test-ROM and delivered with the hardware platform is described in section 1.4.3.2 “Software Description” of the Hardware Security Target [11].

1.3.2 Software Description

A Smartcard embedded Software developer may create Smartcard embedded Software to execute on the NXP SmartMX2 hardware. This software is stored in arbitrary memory of the NXP SmartMX2 hardware and is not part of the TOE, with one exception: the Smartcard embedded Software may contain the “Crypto Library V2.0 on P60x017/041PVE” (or parts thereof) and this Crypto Library (or parts thereof) is part of the TOE.

DES/3DES
- The DES and Triple-DES (3DES) algorithm is intended to provide encryption and decryption functionality.
- The Crypto Library implements two library versions for DES algorithm (phSmx2Cides library and part of phSmx2CISymCfg library) with different security configurations. For more details on those different configurations please refer the user guidance documentation of the Crypto Library [15].
- The following modes of operation are supported for DES and Triple-DES: ECB, CBC, CBC-MAC, CMAC

To fend off attackers with high attack potential an adequate security level must be used (references can be found in national and international documents and standards). In particular this means that Single-DES shall not be used.

RSA
- The RSA algorithm can be used for encryption and decryption as well as for signature generation, signature verification, message encoding and signature encoding.
- The RSA key generation can be used to generate RSA key pairs.
- The RSA public key computation can be used to compute the public key that belongs to a given private CRT key.

3. These crypto functions are supplied as a library rather than as a monolithic program, and hence a user of the library may include only those functions that are actually required – it is not necessary to include all cryptographic functions of the library in every Smartcard Embedded Software. For example, it is possible to omit the RSA or the SHA-1 components. However, some dependencies exist; details are described in the User Guidance [14].
The TOE supports various key sizes for RSA up to a limit of 2240 bits for signature generation and verification as well as for message encoding and decoding. The TOE supports key sizes for key generation up to a limit of 2176 bit. Moreover, the TOE supports CRT key sizes for public key computation up to a limit of 1920 bit. To fend off attackers with high attack potential an adequate key length must be used (references can be found in national and international documents and standards).

**ECDSA (ECC over GF(p))**
- The ECDSA (ECC over GF(p)) algorithm can be used for signature generation and signature verification.
- The ECDSA (ECC over GF(p)) key generation algorithm can be used to generate ECC over GF(p) key pairs for ECDSA.
- The ECDH (ECC Diffie-Hellman) key exchange algorithm can be used to establish cryptographic keys. It can also be used as secure point multiplication.
- Provide secure point addition for Elliptic Curves over GF(p).

The TOE supports various key sizes for ECC over GF(p) up to a limit of 384 bits for signature generation, key pair generation and key exchange. For signature verification the TOE supports key sizes up to a limit of 448 bits. Moreover, for point addition the TOE supports key sizes up to 512 bits. To fend off attackers with high attack potential an adequate key length must be used (references can be found in national and international documents and standards).

**SHA**
- The SHA-1, SHA-224, SHA-256, SHA-384 and SHA-512 algorithms can be used for different purposes such as computing hash values in the course of digital signature creation or key derivation.

To fend off attackers with high attack potential an adequate security level must be used (references can be found in national and international documents and standards). In particular this means that SHA-1 shall not be used.

**Resistance of cryptographic algorithms against attacks**
The cryptographic algorithms are resistant against attacks as described in JIL, Attack Methods for Smartcards and Similar Devices [36], which include Side Channel Attacks, Perturbation attacks, Differential Fault Analysis (DFA) and timing attacks, except for SHA, which is only resistant against Side Channel Attacks and timing attacks.

More details about conditions and restrictions for resistance against attacks are given in the user documentation of the Crypto Library [15].

**Random number generation**
- The TOE provides access to random numbers generated by a software (pseudo) random number generator and functions to perform a test of the hardware (true) random number generator at initialisation.

**Other security functionality**
- The TOE includes internal security measures for residual information protection.
• The TOE provides a secure copy routine.
• The TOE provides a secure compare routine

Note that the TOE does not restrict access to the functions provided by the hardware: these functions are still directly accessible to the Smartcard embedded Software.

1.3.3 Documentation

The documentation for the NXP SmartMX2 hardware is listed in section 1.4.3.3 “Documentation” of the Hardware Security Target [11].

The Crypto Library has associated user manuals and one user guidance documentation (see [14]). The user manuals contain:

• the specification of the functions provided by the Crypto Library,
• details of the parameters and options required to call the Crypto Library by the Smartcard Embedded Software and

The user guidance document contains:

• Guidelines on the secure usage of the Crypto Library, including the requirements on the environment (the Smartcard Embedded Software calling the Crypto Library is considered to be part of the environment).

1.3.4 Interface of the TOE

The interface to the NXP SmartMX2 hardware is described in section 1.4.6 “Interface of the TOE” of the Hardware Security Target [11]. The use of this interface is not restricted by the use of the Crypto Library V2.0 on P60x017/041PVE.

The interface to the TOE additionally consists of software function calls, as detailed in the “User Manual” documents of the Crypto Library V2.0 on P60x017/041PVE. The developer of the Smartcard Embedded Software will link the required functionality of the Crypto Library V2.0 on P60x017/041PVE into the Smartcard Embedded Software as required for his Application.

1.3.5 Life Cycle and Delivery of the TOE

The life cycle and delivery for the NXP SmartMX2 hardware is described in section 1.4.5 “TOE Intended Usage” of the Hardware Security Target [11].

The crypto library is encrypted and signed for delivery. The actual delivery of the signed, encrypted file may be by e-mail or on physical media such as compact disks.

The Crypto Library is delivered as part of Phase 1 (for a definition of the Phases refer to section ‘1.2.3 TOE life cycle’ of the Protection Profile [10]) to the Smartcard Embedded Software developer. The Crypto Library may be delivered by e-mail or by delivering physical media such as compact disks by mail or courier. To protect the Crypto Library during the delivery process, the Crypto Library is encrypted and digitally signed. The Smartcard Embedded Software developer then integrates the Crypto Library in the Smartcard Embedded Software.

1.3.6 TOE Intended Usage

Regarding to Phase 7 (for a definition of the Phases refer to section ‘1.2.3 TOE life cycle’ of the Protection Profile [10]), the combination of the smartcard hardware and the Smartcard Embedded Software is used by the end-user. The method of use of the
product in this phase depends on the application. The TOE is intended to be used in an unsecured environment, that is, the TOE does not rely on the Phase 7 environment to counter any threat.

For details on the usage of the hardware platform refer to section 1.4.5 “TOE Intended Usage” in the Hardware Security Target [11].

The Crypto Library V2.0 on P60x017/041PVE is intended to support the development of the Smartcard Embedded Software since the cryptographic functions provided by the Crypto Library V2.0 on P60x017/041PVE include countermeasures against the threats described in this Security Target. The used modules of the Crypto Library V2.0 on P60x017/041PVE are linked to the other parts of the Smartcard Embedded Software and they are implemented as part of the Smartcard Embedded Software in arbitrary memory of the hardware platform.

1.3.7 TOE User Environment

The user environment for the crypto library is the Smartcard Embedded Software, developed by customers of NXP, to run on the NXP P60x017/041PVE hardware.

1.3.8 General IT features of the TOE

The general features of the NXP P60x017/041PVE hardware are described in section 1.3 “TOE overview” of the Hardware Security Target[11]. These are supplemented for the TOE by the functions listed in section 1.2.1 of this Security Target.

2. CC Conformance and Evaluation Assurance Level

The evaluation is based upon:

- **Common Criteria for Information Technology Security Evaluation – Part 1:**

- **Common Criteria for Information Technology Security Evaluation – Part 2:**

- **Common Criteria for Information Technology Security Evaluation – Part 3:**

For the evaluation the following methodology will be used:

- **Common Methodology for Information Technology Security Evaluation:**

The chosen level of assurance is **EAL 6 + augmented**.

The augmentations chosen are:

- ASE_TSS.2
- ALC_FLR.1

This Security Target claims the following CC conformances:

- CC 3.1 Part 2 extended, Part 3 conformant, EAL 6 augmented
2.1 Conformance Claim Rationale

According to chapter 2 this Security Target claims strict conformance to the Protection Profile [10]. As shown in 1.3 the composed TOE consists of hardware (Secure Smart Card Controller IC) and software (Dedicated Test and Support Software). This is identical to the TOE as defined in [10] and therefore the TOE type is consistent.

3. Security Problem Definition

This Security Target claims strict conformance to the Security IC Platform protection profile [10]. The Assets, Assumptions, Threats and Organizational Security Policies of the Protection Profile are assumed here, together with extensions defined in chapter 3 “Security Problem Definition” of the Hardware Security Target [11]. In the following subsections, only extensions to the different sections are listed. The titles of the chapters that are not extended are cited here for completeness.

3.1 Description of Assets

Since this Security Target claims strict conformance to a PP [10], the assets defined in section 3.1 of the Protection Profile apply to this Security Target.

User Data and TSF data are mentioned as assets in [11]. Since the data computed by the crypto library contains keys, plain text and cipher text that are considered as User Data and e.g. blinding vectors that are considered as TSF data the assets are considered as complete for this Security Target.

3.2 Threats

Since this Security Target claims strict conformance to the PP [10], the threats defined in section 3.2 of the Protection Profile, described in section 3.2 “Threats” of the Hardware Security Target [11], and shown in Table 2, are valid for this Security Target.

Table 2. Threats defined in the Protection Profile

<table>
<thead>
<tr>
<th>Name</th>
<th>Title</th>
<th>Defined in</th>
</tr>
</thead>
<tbody>
<tr>
<td>T.Leak-Inherent</td>
<td>Inherent Information Leakage</td>
<td>PP [10]</td>
</tr>
<tr>
<td>T.Phys-Probing</td>
<td>Physical Probing</td>
<td>PP [10]</td>
</tr>
<tr>
<td>T.Malfunction</td>
<td>Malfunction due to Environmental Stress</td>
<td>PP [10]</td>
</tr>
</tbody>
</table>
### 3.3 Organisational Security Policies

Since this Security Target claims strict conformance to the PP [10], the Policy P.Process-TOE “Protection during TOE Development and Production” of the Protection Profile is applied here also.

The hardware security target defines additional security policies. It is listed in the table below:

<table>
<thead>
<tr>
<th>Name</th>
<th>Title</th>
<th>Defined in</th>
</tr>
</thead>
</table>

The Crypto Library part of the TOE uses the DES co-processor hardware to provide DES security functionality as listed below in P.Add-Func: Additional Specific Security Functionality.

In addition to the security functionality provided by the hardware and defined in the Security Target of the P60x017/041PVE the following additional security functionality is provided by the Crypto Library for use by the Smart Card Embedded Software:

**P.Add-Func: Additional Specific Security Functionality**

The TOE provides the following additional security functionality to the Smartcard Embedded Software:

- DES and Triple-DES encryption and decryption,
- RSA encryption, decryption, signature generation, signature verification, message encoding and signature encoding.
- RSA public key computation
- RSA key generation,
- ECDSA (ECC over GF(p)) signature generation and verification,
- ECC over GF(p) key generation,
- ECDH (ECC Diffie-Hellman) key exchange,
- ECC over GF(p) point addition,
- ECC over GF(p) curve parameter verification,
- SHA-1, SHA-224, SHA-256, SHA-384 and SHA-512 Hash Algorithms,
- access to the RNG (implementation of a software RNG),
- secure copy routine,
- secure compare routine;

In addition, the TOE shall
- provide protection of residual information, and
- provide resistance against attacks as described in Note 4 and in section 7.2.

Regarding the Application Note 6 of the Protection Profile [10] there are no other additional policies defined in this Security Target.

### 3.4 Assumptions

Since this Security Target claims strict conformance to the PP [10], the assumptions defined in section 3.4 of the Protection Profile, described in section 3.4 “Assumptions” of the Hardware Security Target [11], and shown in Table 4, are valid for this Security Target.

<table>
<thead>
<tr>
<th>Name</th>
<th>Title</th>
<th>Defined in</th>
</tr>
</thead>
<tbody>
<tr>
<td>A.Process-Sec-IC</td>
<td>Protection during Packaging, Finishing and Personalization</td>
<td>PP [10]</td>
</tr>
<tr>
<td>A.Plat-Appl</td>
<td>Usage of Hardware Platform</td>
<td>PP [10]</td>
</tr>
<tr>
<td>A.Resp-Appl</td>
<td>Treatment of User Data</td>
<td>PP [10]</td>
</tr>
<tr>
<td>A.Check-Init</td>
<td>Check of initialisation data by the Smartcard Embedded Software</td>
<td>HW-ST [11]</td>
</tr>
<tr>
<td>A.Key-Function</td>
<td>Usage of Key-dependent Functions</td>
<td>HW-ST [11]</td>
</tr>
</tbody>
</table>

### 4. Security Objectives

This chapter contains the following sections: “Security Objectives for the TOE”, “Security Objectives for the Security IC Embedded Software Development Environment” and “Security Objectives for the Operational Environment”.

#### 4.1 Security Objectives for the TOE

The following table lists the security objectives of the Protection Profile [10] and the Hardware Security Target [11].
Table 5. Security Objectives defined in the Protection Profile and the Hardware Security Target

<table>
<thead>
<tr>
<th>Name</th>
<th>Title</th>
<th>Defined in</th>
</tr>
</thead>
<tbody>
<tr>
<td>O.Leak-Inherent</td>
<td>Protection against Inherent Information Leakage</td>
<td>PP [10]</td>
</tr>
<tr>
<td>O.Phys-Probing</td>
<td>Protection against Physical Probing</td>
<td>PP [10]</td>
</tr>
<tr>
<td>O.Malfunction</td>
<td>Protection against Malfunctions</td>
<td>PP [10]</td>
</tr>
<tr>
<td>O.Phys-Manipulation</td>
<td>Protection against Physical Manipulation</td>
<td>PP [10]</td>
</tr>
<tr>
<td>O.Leak-Forced</td>
<td>Protection against Forced Information Leakage</td>
<td>PP [10]</td>
</tr>
<tr>
<td>O.Abuse-Func</td>
<td>Protection against Abuse of Functionality</td>
<td>PP [10]</td>
</tr>
<tr>
<td>O.Identification</td>
<td>TOE Identification</td>
<td>PP [10]</td>
</tr>
<tr>
<td>O.RND</td>
<td>Random Numbers</td>
<td>PP [10]</td>
</tr>
<tr>
<td>O.HW_DES3</td>
<td>Triple DES Functionality</td>
<td>HW-ST [11]</td>
</tr>
<tr>
<td>O.EEPROM_INTEGRITY</td>
<td>Integrity support of data stored to EEPROM</td>
<td>HW-ST [11]</td>
</tr>
<tr>
<td>O.FM_FW</td>
<td>Firmware Mode Firewall</td>
<td>HW-ST [11]</td>
</tr>
<tr>
<td>O.MEM_ACCESS</td>
<td>Area based Memory Access Control</td>
<td>HW-ST [11]</td>
</tr>
<tr>
<td>O.SFR_ACCESS</td>
<td>Special Function Register Access Control</td>
<td>HW-ST [11]</td>
</tr>
</tbody>
</table>

Note 3. Within the Hardware Security Target [11], the objective O.RND has been used in context with the hardware (true) random number generator (RNG). In addition to this, the TOE also provides a software (pseudo) RNG. Therefore the objective O.RND is extended to comprise also the quality of random numbers generated by the software (pseudo) RNG. See also Note 2 in section 3.2, which extends T.RND in a similar way.

The following additional security objectives are defined by this ST, and are provided by the software part of the TOE:

- **O.DES**: The TOE includes functionality to provide encryption and decryption facilities of the DES & Triple-DES algorithm, see Note 4.
- **O.RSA**: The TOE includes functionality to provide encryption, decryption, signature creation, signature verification, message encoding and signature encoding using the RSA algorithm, see Note 4.
- **O.RSA_PubExp**: The TOE includes functionality to compute an RSA public key from an RSA private key, see Note 4.
- **O.RSA_KeyGen**: The TOE includes functionality to generate RSA key pairs, see Note 4.
O.ECDSA  The TOE includes functionality to provide signature creation and signature verification using the ECC over GF(p) algorithm, see Note 4.

O.ECC_DHKE  The TOE includes functionality to provide Diffie-Hellman key exchange based on ECC over GF(p), see Note 4.

O.ECC_KeyGen  The TOE includes functionality to generate ECC over GF(p) key pairs, see Note 4.

O.ECC_Add  The TOE includes functionality to provide a point addition based on ECC over GF(p), see Note 4.

O.SHA  The TOE includes functionality to provide electronic hashing facilities using the SHA-1, SHA-224, SHA-256, SHA-384, and SHA-512 algorithms.

O.Copy  The TOE includes functionality to copy memory content, see Note 4.

O.Compare  The TOE includes functionality to compare memory content, see Note 4.

O.REUSE  The TOE includes measures to ensure that the memory resources being used by the TOE cannot be disclosed to subsequent users of the same memory resource.

**Note 4.** All introduced security objectives claiming cryptographic functionality and the security objectives for copy and compare are protected against attacks as described in the JIL, Attack Methods for Smartcards and Similar Devices [35], which include Side Channel Attacks, Perturbation attacks, Differential Fault Analysis (DFA) and timing attack. The following exceptions apply:

(a) RSA Public Key computation and RSA Key generation do not contain protective measures against DPA

(b) ECDSA(ECC over GF(p)) Key Generation does not contain protective measures against DPA

(c) SHA-1, SHA-224, SHA-256, SHA-384 and SHA-512 do not contain protective measures against DPA and DFA.

This does not mean that the algorithm is insecure; rather at the time of this security target no promising attacks were found. More details about conditions and restrictions for resistance against attacks are given in the user documentation of the Crypto Library.

To fend off attackers with high attack potential an adequate security level must be used (references can be found in national and international documents and standards). In particular this means that SHA-1, Single-DES, and short key lengths for RSA and ECC shall not be used.
4.2 Security Objectives for the Security IC Embedded Software Development Environment

The security objectives for the security IC Embedded software Development environment, listed in the following Table 6, are taken from the PP [10]. Additional refinements in the Hardware Security Target [11] are also valid in the ST for the Crypto Library (the “IC Dedicated Support Software”).

Table 6. Security Objectives for the Security IC Embedded Software development environment

<table>
<thead>
<tr>
<th>Name</th>
<th>Title</th>
<th>Applies to phase</th>
</tr>
</thead>
<tbody>
<tr>
<td>OE.Plat-Appl</td>
<td>Usage of Hardware Platform</td>
<td>Phase 1</td>
</tr>
<tr>
<td>OE.Resp-Appl</td>
<td>Treatment of User Data</td>
<td>Phase 1</td>
</tr>
</tbody>
</table>


4.3 Security Objectives for the Operational Environment

The security objective for the “Security Objectives for the Operational environment”, listed in Table 7 and given in the Hardware Security Target [11], is also valid in the ST for the Crypto Library.

Table 7. Security Objectives for the operational environment

<table>
<thead>
<tr>
<th>Name</th>
<th>Title</th>
<th>Applies to phase</th>
</tr>
</thead>
<tbody>
<tr>
<td>OE.Process-Sec-IC</td>
<td>Protection during composite product manufacturing</td>
<td>TOE delivery up to the end of phase 6</td>
</tr>
</tbody>
</table>

The following additional security objectives for the Smart Card Embedded Software introduced in the Hardware Security Target [11] are also valid in the ST for the crypto library:

OE.Check-Init Check of initialization data by the Smart Card Embedded Software.

4.4 Security Objectives Rationale

Section 7.1 of the Protection Profile provides a rationale how the assumptions, threats, and organisational security policies are addressed by the objectives that are subject of the PP [10]. The following Table 7 reproduces the table in section 7.1 of the PP [10].
### Table 8. Security Objectives versus Assumptions, Threats or Policies

<table>
<thead>
<tr>
<th>Assumption, Threat or OSP</th>
<th>Security Objective</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>A.Plat-Appl</td>
<td>OE.Plat-Appl</td>
<td>Phase 1</td>
</tr>
<tr>
<td>A.Resp-Appl</td>
<td>OE.Resp-Appl</td>
<td>Phase 1</td>
</tr>
<tr>
<td>P.Process-TOE</td>
<td>O.Identification</td>
<td>Phase 2 – 3</td>
</tr>
<tr>
<td>A.Process-Sec-IC</td>
<td>OE.Process-Sec-IC</td>
<td>Phase 4 – 6</td>
</tr>
<tr>
<td>T.Leak-Inherent</td>
<td>O.Leak-Inherent</td>
<td></td>
</tr>
<tr>
<td>T.Phys-Probing</td>
<td>O.Phys-Probing</td>
<td></td>
</tr>
<tr>
<td>T.Malfunction</td>
<td>O.Malfunction</td>
<td></td>
</tr>
<tr>
<td>T.Phys-Manipulation</td>
<td>O.Phys-Manipulation</td>
<td></td>
</tr>
<tr>
<td>T.Leak-Forced</td>
<td>O.Leak-Forced</td>
<td></td>
</tr>
<tr>
<td>T.Abuse-Func</td>
<td>O.Abuse-Func</td>
<td></td>
</tr>
<tr>
<td>T.RND</td>
<td>O.RND</td>
<td></td>
</tr>
</tbody>
</table>

The following Table 8 provides the justification for the additional security objectives. They are in line with the security objectives of the Protection Profile and supplement these according to the additional assumptions and organisational security policy.

### Table 9. Additional Security Objectives versus threats, assumptions or policies

<table>
<thead>
<tr>
<th>Threat, Assumption/Policy</th>
<th>Security Objective</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>T.Unauthorised-Access</td>
<td>O.FM_FW</td>
<td></td>
</tr>
<tr>
<td></td>
<td>O.MEM_ACCESS</td>
<td></td>
</tr>
<tr>
<td></td>
<td>O.SFR_ACCESS</td>
<td></td>
</tr>
<tr>
<td>T.Malfunction</td>
<td>O.Malfunction</td>
<td></td>
</tr>
<tr>
<td>P.Add-Components</td>
<td>O.HW_DES3</td>
<td></td>
</tr>
<tr>
<td></td>
<td>O.EEPROM_INTEGRITY</td>
<td></td>
</tr>
<tr>
<td></td>
<td>O.CUST_RECONFIG</td>
<td></td>
</tr>
<tr>
<td>P.Add-Func</td>
<td>O.DES</td>
<td></td>
</tr>
<tr>
<td></td>
<td>O.RSA</td>
<td></td>
</tr>
<tr>
<td></td>
<td>O.RSA_PubExp</td>
<td></td>
</tr>
<tr>
<td></td>
<td>O.RSA_KeyGen</td>
<td></td>
</tr>
<tr>
<td></td>
<td>O.ECDSA.O.ECC_DHKE</td>
<td></td>
</tr>
<tr>
<td></td>
<td>O.ECC_KeyGen</td>
<td></td>
</tr>
<tr>
<td></td>
<td>O.ECC_Add</td>
<td></td>
</tr>
<tr>
<td></td>
<td>O.SHA</td>
<td></td>
</tr>
<tr>
<td></td>
<td>O.RND</td>
<td></td>
</tr>
<tr>
<td></td>
<td>O.REUSE</td>
<td></td>
</tr>
<tr>
<td></td>
<td>O.Copy</td>
<td></td>
</tr>
<tr>
<td></td>
<td>O.Compare</td>
<td></td>
</tr>
</tbody>
</table>
The rationale for all item defined in the Security Target is given below.

**T.Unauthorised-Access**

According to security objectives O.FM_FW, O.MEM_ACCESS and O.SFR_ACCESS the TOE must enforce memory partitioning with address mapping and control of access to memories and Special Function Registers in Firmware Mode, System Mode and User Mode and must enforce a memory management scheme in User Mode so that access to memories and Special Function Registers is under control. Access rights in Firmware Mode and User Mode must be explicitly granted by Security IC Embedded Software running in System Mode. Thus, security violations caused by accidental or deliberate access to restricted data, code and shared hardware resources can be prevented. Threat T.Unauthorised-Access is therewith covered by these security objectives.

In addition, the definitions of security objectives OE.Plat-Appl and OE.Resp-Appl in the PP [6] are further clarified in this Security Target. The clarification for OE.Plat-Appl makes clear that the Security IC Embedded Software is in charge of implementing a memory management scheme for which the TOE provides appropriate security functionality that achieves O.FM_FW, O.MEM_ACCESS and O.SFR_ACCESS. The clarification for OE.Resp-Appl makes clear that the Security IC Embedded Software must separate User Data of different applications and is not allowed to undermine the restrictions of the TOE. Therefore, both clarifications contribute to coverage of threat T.Unauthorised-Access.

**P.Add-Components**

The justification related to the security objectives O.HWDES3, O.CUST_RECONFIG and O.EEPROM_INTEGRITY is as follows:

Since these objectives require the TOE to implement exactly the same specific security functionality as required by P.Add-Components, the organisational security policy is covered by the objectives.

Nevertheless the security objectives O.Leak-Inherent, O.Phys-Probing, O.Malfunction, O.Phys-Manipulation and O.Leak-Forced define how to implement the specific security functionality required by P.Add-Components. These security objectives are also valid for the additional specific security functionality since they must avert the related threats also for the components added related to the policy.
P.Add-Func
Since the objectives O.DES, O.RSA, O.RSA_PubExp, O.RSA_KeyGen, O.ECDSA, O.ECC_DHKE, O.ECC_KeyGen, O.ECC_Add, O.SHA, O.RND, O.Copy, O.Compare, and O.REUSE require the TOE to implement exactly the same specific security functionality as required by P.Add-Func, the organizational security policy P.Add-Func is covered by the security objectives. Additionally, the security objectives O.Leak-Inherent, O.Phys-Probing, O.Malfunction, O.Phys-Manipulation and O.Leak-Forced define how to implement the specific security functionality required by P.Add-Func and therefore support P.Add-Func. These security objectives are also valid for the additional specific security functionality since they must also avert the related threats for the components added to the organisational security policy.

A.Key-Function
- The definition of security objective OE.Plat-Appl in the PP [6] is further clarified in this Security Target: If required the Security IC Embedded Software shall use the cryptographic services of the TOE and its interface as specified. In addition, the Security IC Embedded Software (i) must implement operations on keys (if any) in such a manner that they do not disclose information about confidential data and (ii) must configure the memory management in a way that different applications are sufficiently separated. If the Security IC Embedded Software uses random numbers provided by the security service SS.RNG these random numbers must be tested as appropriate for the intended purpose. This addition ensures that assumption A.Key-Function is still covered by security objective OE.Plat-Appl although additional functions are being supported according to P.Add-Components.
- The definition of security objective OE.Resp-Appl in the PP [6] is further clarified in this Security Target: By definition cipher or plain text data and cryptographic keys are User Data. So, the Security IC Embedded Software will protect such data if required and use keys and functions appropriately in order to ensure the strength of cryptographic operation. Quality and confidentiality must be maintained for keys that are imported and/or derived from other keys. This implies that appropriate key management has to be implemented in the environment. In addition, the treatment of User Data comprises the implementation of a multi-application operating system that does not disclose security relevant User Data of one application to another one. These measures make sure that the assumption A.Key-Function is still covered by the security objective OE.Resp-Appl although additional functions are being supported according to P.Add-Components.

A.Check-Init
Security objective OE.Check-Init requires the Security IC Embedded Software to implement a function assumed in assumption A.Check-Init, so that the assumption is covered by the security objective.

The justification of the additional policy and the additional assumptions show that they do not contradict with the rationale already given in the Protection Profile for the assumptions, policy and threats defined there.
5. Extended components definition

To define the IT security functional requirements of the TOE an additional family (FDP_SOP) of the Class FDP (user data protection) is defined here. This family describes the functional requirements for basic operations on data in the TOE.

Note that the PP “Security IC Platform Protection Profile [10] also defines extended security functional requirements in chapter 5, which are included in this Security Target.

As defined in CC Part 2, FDP class addresses user data protection. Secure basic operations (FDP_SOP) address protection of user data when it is processed by Copy or Compare function, respectively. Therefore, it is judged that FDP class is suitable for FDP_SOP family.

The reason for adding an extra family to FDP class is that existing families do not address protection of user data against all relevant attacks. In particular, FDP_IFC and FDP_ITT (as well as FPT_ITT) are associated with protection against side-channel attacks.

5.1 Secure basic operations (FDP_SOP)

Family Behaviour

This family defines requirements for the TOE to perform basic operations on data, which could be user data but also key data.

Component levelling

| FDP_SOP secure basic operations | 1 |

FDP_SOP.1 Requires the TOE to provide the possibility to perform basic secure operations on data

Management: FDP_SOP.1

There are no management activities foreseen.

Audit: FDP_SOP.1

There are no actions defined to be auditable.

FDP_SOP.1 Secure basic operations

Hierarchical to: No other components.

Dependencies: No dependencies.

FDP_SOP.1.1 The TSF shall provide a [selection: Copy, Compare] function on data

[Selection: from source [assignment: list of objects] to destination [assignment: list of objects], residing in [assignment: list of objects].

Application note: The different memories, are seen as possible objects
6. Security Requirements

6.1 Security Functional Requirements

To support a better understanding of the combination Protection Profile and Security Target of the hardware platform (P60x017/041PVE) vs. this Security Target (Crypto Library V2.0 on P60x017/041PVE), the TOE SFRs are presented in the following two different sections.

6.1.1 SFRs of the Protection Profile and the Security Target of the platform

The Security Functional Requirements (SFRs) for this TOE (Crypto Library V2.0 on P60x017/041PVE) are specified based on the Smart Card IC Platform Protection Profile [10], and are defined in the Common Criteria or in the Protection Profile, as is shown by the third column of the following table:

<table>
<thead>
<tr>
<th>Name</th>
<th>Title</th>
<th>Defined in</th>
</tr>
</thead>
<tbody>
<tr>
<td>FAU_SAS.1</td>
<td>Audit storage</td>
<td>PP Section 5.3 [10] (provided by chip HW)</td>
</tr>
<tr>
<td>FCS_RNG.1</td>
<td>Generation of random numbers</td>
<td>PP Section 5.1 [10] (provided by chip HW).</td>
</tr>
<tr>
<td>FDP_IFC.1</td>
<td>Subset information flow control</td>
<td>CC Part 2 [2] (provided by chip HW)</td>
</tr>
<tr>
<td>FDP_ITT.1</td>
<td>Basic internal transfer protection</td>
<td>CC Part 2 [2] (provided by chip HW)</td>
</tr>
<tr>
<td>FMT_LIM.1</td>
<td>Limited capabilities</td>
<td>PP Section 5.2 [10] (provided by chip HW)</td>
</tr>
<tr>
<td>FMT_LIM.2</td>
<td>Limited availability</td>
<td>PP Section 5.2 [10] (provided by chip HW)</td>
</tr>
<tr>
<td>FPT_FLS.1</td>
<td>Failure with preservation of secure state</td>
<td>CC Part 2 [2] (provided by chip HW)</td>
</tr>
<tr>
<td>FPT_ITT.1</td>
<td>Basic internal TSF data transfer protection</td>
<td>CC Part 2 [2] (provided by chip HW)</td>
</tr>
<tr>
<td>FPT_PHP.3</td>
<td>Resistance to physical attack</td>
<td>CC Part 2 [2] (provided by chip HW)</td>
</tr>
<tr>
<td>FRUFLT.2</td>
<td>Limited fault tolerance</td>
<td>CC Part 2 [2] (provided by chip HW)</td>
</tr>
</tbody>
</table>

Note 5. These requirements have already been stated in the hardware ST [11] and are fulfilled by the chip hardware, if not indicated otherwise in Table 10.

The TOE shall meet the requirements "Random number generation" as specified below.
FCS_RNG.1[DET] Random number generation

The hardware part of the TOE (NXP SmartMX2) provides a physical random number generator (RNG) that fulfils FCS_RNG.1 as already mentioned above in Table 10. The additional software part of the TOE (Crypto Library) implements a software (pseudo) RNG that fulfils FCS_RNG.1[DET] (see below). This software RNG obtains its seed from the hardware RNG, after the TOE (Crypto Library) has performed a self test of the hardware RNG.

Hierarchical to: No other components.

FCS_RNG.1.1[DET] The TSF shall provide a deterministic random number generator that implements:
(K.4.1) a chi-squared test on the seed generator.
(DRG.3.1) If initialized with a random seed using a PTRNG of class PTG.2 (as defined in [7]) as random source, the internal state of the RNG shall have at least 256 bit of entropy.
(DRG.3.2) The RNG provides forward secrecy (as defined in [7]).
(DRG.3.3) The RNG provides backward secrecy even if the current internal state is known (as defined in [7]).

FCS_RNG.1.2[DET] The TSF shall provide random numbers that meet:
(K.4.2) class K.4 of AIS20 [5].
(DRG.3.4) The RNG, initialized with a random seed using a PTRNG of class PTG.2 (as defined in [7]) as random source, generates output for which $2^{35}$ strings of bit length 128 are mutually different with probability at least $1 - 2^{-17}$.
(DRG.3.5) Statistical test suites cannot practically distinguish the random numbers from output sequences of an ideal RNG. The random numbers must pass test procedure A (as defined in [7]).

Application Notes:
(1) The security functionality is resistant against side channel analysis and similar techniques.
(2) The Crypto Library V2.0 on P60x017/041PVE provides the smartcard embedded software with separate library calls to initialise the random number generator (which includes the chi-squared test) and to generate random data. The user can call an initialisation function upon use of the random number generator.

Dependencies: No dependencies.

Note: Only if the chi-squared test succeeds the hardware RNG seeds the software RNG implemented as part of the Crypto Library on SmartMX2 (as part of security functionality SS.SW_RNG).

Note: The Crypto Library does not prevent the operating system from accessing the hardware RNG. If the hardware RNG is used by the operating system directly, it has to be decided based on the Smartcard Embedded Software's security.
needs, what kind of test has to be performed and what requirements will have to be applied for this test. In this case the developer of the Smartcard Embedded Software must ensure that the conditions prescribed in the Guidance, Delivery and Operation Manual for the NXP SmartMX2 Secure Smart Card Controller are met.

The SFRs from Table 10 are supplemented by additional SFRs, defined in the Common Criteria, as described in sections 6.1.2 "Additional SFRs regarding cryptographic functionality" and 6.1.3 "Additional SFRs regarding access control" of the Hardware Security Target [11] and shown in the following table.

<table>
<thead>
<tr>
<th>Name</th>
<th>Title</th>
<th>Defined in</th>
</tr>
</thead>
<tbody>
<tr>
<td>FDP_ACC.1[MEM]</td>
<td>Subset access control</td>
<td>CC Part 2 [2], and added to PP in the Hardware [11] section 6.1.3 &quot;Additional SFRs regarding access control&quot;.</td>
</tr>
<tr>
<td>FDP_ACC.1[SFR]</td>
<td>Subset access control</td>
<td>CC Part 2 [2], and added to PP in the Hardware [11] section 6.1.3 &quot;Additional SFRs regarding access control&quot;.</td>
</tr>
<tr>
<td>FMT_MSA.3[MEM]</td>
<td>Static attribute initialization</td>
<td>CC Part 2 [2], and added to PP in the Hardware [11] section 6.1.3 &quot;Additional SFRs regarding access control&quot;.</td>
</tr>
</tbody>
</table>
Like the requirements already listed in Table 10, the requirements listed in Table 11 have already been stated in the Hardware Security Target [11] and are fulfilled by the chip hardware.

### 6.1.2 SFRs added by Crypto Library

The SFRs in Table 10 and Table 11 are further supplemented by the additional SFRs described in the following subsections of this Security Target, as listed in Table 12. The SFRs described in Table 12 are new for the crypto library. The composite TOE, consisting of chip hardware and crypto library software, fulfills all requirements from Table 10, Table 11 and Table 12.

#### Table 12. SFRs defined in this Security Target

<table>
<thead>
<tr>
<th>Name</th>
<th>Title</th>
<th>Defined in</th>
</tr>
</thead>
<tbody>
<tr>
<td>FCS_COP.1[SW-DES]</td>
<td>Cryptographic operation (DES &amp; TDES)</td>
<td>CC Part 2 [2]; specified in this ST, see below.</td>
</tr>
<tr>
<td>FCS_COP.1[RSA]</td>
<td>Cryptographic operation (RSA encryption, decryption, signature and verification)</td>
<td>CC Part 2 [2]; specified in this ST, see below.</td>
</tr>
<tr>
<td>FCS_COP.1[RSA_Pad]</td>
<td>Cryptographic operation (RSA message and signature encoding)</td>
<td>CC Part 2 [2]; specified in this ST, see below.</td>
</tr>
<tr>
<td>FCS_COP.1[RSA_PubExp]</td>
<td>Cryptographic operation (RSA public key computation)</td>
<td>CC Part 2 [2]; specified in this ST, see below.</td>
</tr>
<tr>
<td>FCS_COP.1[ECDSA]</td>
<td>ECDSA Cryptographic operation (ECC over GF(p) signature generation and verification)</td>
<td>CC Part 2 [2]; specified in this ST, see below.</td>
</tr>
<tr>
<td>FCS_COP.1[ECC_DHKE]</td>
<td>ECDH Cryptographic operation (ECC Diffie-Hellman key exchange)</td>
<td>CC Part 2 [2]; specified in this ST, see below.</td>
</tr>
<tr>
<td>FCS_COP.1[ECC_Additional]</td>
<td>ECC point addition and ECC domain parameter verification</td>
<td>CC Part 2 [2]; specified in this ST, see below.</td>
</tr>
<tr>
<td>FCS_COP.1[SHA]</td>
<td>Cryptographic operation (SHA-1, SHA-224, SHA-256, SHA-384 and SHA-512)</td>
<td>CC Part 2 [2]; specified in this ST, see below.</td>
</tr>
</tbody>
</table>

4. Due to the AVA_VAN.5 requirement SHA-1 shall not be used.
The requirements listed in Table 12 are detailed in the following sub-sections.

### Additional SFR regarding cryptographic functionality

The TSF provides cryptographic functionality to help satisfy several high-level security objectives. In order for a cryptographic operation to function correctly, the operation must be performed in accordance with a specified algorithm and with a cryptographic key of a specified size. The following Functional Requirements to the TOE can be derived from this CC component:

**FCS_COP.1[SW-DES] Cryptographic operation**

Hierarchical to: No other components.

The TSF shall perform encryption and decryption in accordance with the specified cryptographic algorithm DES and Triple-DES in one of the following modes of operation: ECB, CBC, CBC-MAC or CMAC and cryptographic key sizes 1-key DES (56 bit), 2-key TDES (112 bit) or 3-key TDES (168 bit) that meet the following: FIPS Publication 46-3 (DES and TDES) [30] and NIST Special Publication 800-38A, 2001 (ECB and CBC mode) [33], ISO 9797-1, Algorithm 1 (CBC-MAC mode) [27], and NIST Special Publication 800-38B (CMAC mode) [34]

Application Notes: The security functionality is resistant against side channel analysis and other attacks described in [36]. To fend off attackers with high attack potential an adequate security level must be used (references can be found in national and international documents and standards). In particular this means that Single-DES shall not be used.

Dependencies: [FDP_ITC.1 Import of user data without security attributes, or FDP_ITC.2 Import of user data with security attributes, or FCS_CKM.1 Cryptographic key generation] FCS_CKM.4 Cryptographic key destruction.

---

**FCS_COP.1[RSA] Cryptographic operation**

Hierarchical to: No other components.
FCS_COP.1.1[RSA] The TSF shall perform encryption, decryption, signature and verification in accordance with the specified cryptographic algorithm RSA and cryptographic key sizes 512 bits to 2240 bits that meet the following: PKCS #1, v2.1: RSAEP, RSADP, RSASP1, RSAVP1.

Application Notes: The security functionality is resistant against side channel analysis and other attacks described in [36]. To fend off attackers with high attack potential an adequate key length must be used (references can be found in national and international documents and standards).

Dependencies: [FDP_ITC.1 Import of user data without security attributes, or FDP_ITC.2 Import of user data with security attributes, or FCS_CKM.1 Cryptographic key generation], FCS_CKM.4 Cryptographic key destruction.

FCS_COP.1[RSA_Pad] Cryptographic operation Hierarchical to: No other components.

FCS_COP.1.1[RSA_Pad] The TSF shall perform message and signature encoding methods in accordance with the specified cryptographic algorithm EME-OAEP and EMSA-PSS and cryptographic key sizes 512 bits to 2240 bits that meet the following: PKCS #1, v2.1: EME-OAEP and EMSA-PSS.

Application Notes: The security functionality is resistant against side channel analysis and other attacks described in [36]. To fend off attackers with high attack potential an adequate key length must be used (references can be found in national and international documents and standards).

Dependencies: [FDP_ITC.1 Import of user data without security attributes, or FDP_ITC.2 Import of user data with security attributes, or FCS_CKM.1 Cryptographic key generation], FCS_CKM.4 Cryptographic key destruction.

FCS_COP.1[RSA_PubExp] Cryptographic operation Hierarchical to: No other components.

FCS_COP.1.1[RSA_PubExp] The TSF shall perform public key computation in accordance with the specified cryptographic algorithm RSA and cryptographic key sizes 512 bits to 1920 bits that meet the following: PKCS #1, v2.1.

Application Notes: (1) The security functionality is resistant against side channel analysis and other attacks described in [36]. To fend off attackers with high attack potential an adequate key length must be used (references can be found in national and international documents and standards).

(2) The computation will result in the generation of a public RSA key from the private key (in CRT format). As this key is implied by the private key, this is not true key generation, and,
to prevent duplication in this ST, this has not been included as a separate FCS_CKM.1 SFR.

**Dependencies:**
[FDP_ITC.1 Import of user data without security attributes, or FDP_ITC.2 Import of user data with security attributes, or FCS_CKM.1 Cryptographic key generation], FCS_CKM.4 Cryptographic key destruction.

**FCS_COP.1[ECDSA] Cryptographic operation**

**Hierarchical to:** No other components.

**FCS_COP.1.1[ECDSA]** The TSF shall perform signature generation and verification in accordance with the specified cryptographic algorithm ECDSA / ECC over GF(p) and cryptographic key sizes 128 to 384 bits for signature generation and 128 to 448 bits respectively for signature verification that meet the following: ISO/IEC 15946-2.

**Application Notes:** The security functionality is resistant against side channel analysis and other attacks described in [36]. To fend off attackers with high attack potential an adequate key length must be used (references can be found in national and international documents and standards).

**Dependencies:** [FDP_ITC.1 Import of user data without security attributes, or FDP_ITC.2 Import of user data with security attributes, or FCS_CKM.1 Cryptographic key generation], FCS_CKM.4 Cryptographic key destruction.

**FCS_COP.1[ECC_DHKE] Cryptographic operation**

**Hierarchical to:** No other components.

**FCS_COP.1.1[ECC_DHKE]** The TSF shall perform Diffie-Hellman Key Exchange in accordance with the specified cryptographic algorithm ECC over GF(p) and cryptographic key sizes 128 to 384 bits that meet the following: ISO/IEC 15946-3.

**Application Notes:**
(1) The security functionality is resistant against side channel analysis and other attacks described in [36]. To fend off attackers with high attack potential an adequate key length must be used (references can be found in national and international documents and standards).

(2) The security functionality does not provide the complete key exchange procedure, but only the point multiplication which is used for the multiplication of the private key with the communication partner’s public key. Therefore this function can be used as part of a Diffie-Hellman key exchange as well pure point multiplication.

**Dependencies:** [FDP_ITC.1 Import of user data without security attributes, or FDP_ITC.2 Import of user data with security attributes, or FCS_CKM.1 Cryptographic key generation], FCS_CKM.4 Cryptographic key destruction.
FCS_COP.1[ECC_Additional] Cryptographic operation
Hierarchical to: No other components.
FCS_COP.1.1[ECC_Additional] The TSF shall perform a full point addition in accordance with the specified cryptographic algorithm ECC over GF(p) and cryptographic key sizes 128 to 512 bits that meet the following: ISO/IEC 15946-1. The TSF shall provide a basic ECC over GF(p) domain parameter check.
Application Notes: (1) The security functionality is resistant against side channel analysis and other attacks described in [36]. To fend off attackers with high attack potential an adequate key length must be used (references can be found in national and international documents and standards).
Dependencies: [FDP_ITC.1 Import of user data without security attributes, or FDP_ITC.2 Import of user data with security attributes, or FCS_CKM.1 Cryptographic key generation], FCS_CKM.4 Cryptographic key destruction.

FCS_COP.1[SHA] Cryptographic operation
Hierarchical to: No other components.
FCS_COP.1.1[SHA] The TSF shall perform cryptographic checksum generation in accordance with the specified cryptographic algorithm SHA-1, SHA-224, SHA-256, SHA-384 and SHA-512 and cryptographic key size none that meet the following: FIPS 180-3.
Application Notes: (1) The security functionality is resistant against side channel analysis and timing attacks as described in [36]. To fend off attackers with high attack potential an adequate security level must be used (references can be found in national and international documents and standards). In particular this means that SHA-1 shall not be used.
(2) The length of the data to hash has to be a multiple of one byte. Arbitrary bit lengths are not supported.
Dependencies: [FDP_ITC.1 Import of user data without security attributes, or FDP_ITC.2 Import of user data with security attributes, or FCS_CKM.1 Cryptographic key generation], FCS_CKM.4 Cryptographic key destruction.

The TSF provides functionality to generate a variety of key pairs. In order for the key generation to function correctly, the operation must be performed in accordance with a specified standard and with cryptographic key sizes out of a specified range. The following Security Functional Requirements to the TOE can be derived from this CC component:
FCS_CKM.1[RSA] Cryptographic Key Generation
Hierarchical to: No other components.
FCS_CKM.1.1[RSA] The TSF shall generate cryptographic keys in accordance with a specified cryptographic key generation algorithm RSA and specified cryptographic key sizes 512-2176 bits that meet the following: PKCS #1, v2.1 and "Bundesnetzagentur für Elektrizität, Gas, Telekommunikation, Post und Eisenbahnen: Bekanntmachung zur elektronischen Signatur nach dem Signaturgesetz und der Signaturverordnung (Übersicht über geeignete Algorithmen), German “Bundesanzeiger Nr. 85”, p. 2034, June 7th, 2011”.
Application Notes: The security functionality is resistant against side channel analysis and other attacks described in [36]. To fend off attackers with high attack potential an adequate key length must be used (references can be found in national and international documents and standards).
 Dependencies: [FCS_CKM.2 Cryptographic key distribution, or FCS_COP.1 Cryptographic operation] FCS_CKM.4 Cryptographic key destruction
Note: The standard “Geeignete Algorithmen” sets up requirements for RSA key generation, if the generated RSA key pair is used in a signature application according to the German Signature Act. This standard is also accepted by the German Bundesamt für Sicherheit in der Informationstechnik (BSI) for Common Criteria evaluations that include the assurance requirements AVA_VAN.5 with high attack potential.

FCS_CKM.1[ECC] Cryptographic Key Generation
Hierarchical to: No other components.
FCS_CKM.1.1[ECC] The TSF shall generate cryptographic keys in accordance with a specified cryptographic key generation algorithm ECDSA (ECC over GF(p)) and specified cryptographic key sizes 128-384 bits that meet the following: ISO/IEC 15946-1 and “Bundesnetzagentur für Elektrizität, Gas, Telekommunikation, Post und Eisenbahnen: Bekanntmachung zur elektronischen Signatur nach dem Signaturgesetz und der Signaturverordnung (Übersicht über geeignete Algorithmen), German “Bundesanzeiger Nr. 85”, p. 2034, June 7th, 2011”.
Application Notes: The security functionality is resistant against side channel analysis and other attacks described in [36]. To fend off attackers with high attack potential an adequate key length must be used (references can be found in national and international documents and standards).
Dependencies: [FCS_CKM.2 Cryptographic key distribution or FCS_COP.1 Cryptographic operation] FCS_CKM.4 Cryptographic key destruction

Note: The standard “Geeignete Algorithmen” sets up requirements for ECDSA key generation, if the generated ECDSA key pair is used in a signature application according to the German Signature Act. This standard is also accepted by the German Bundesamt für Sicherheit in der Informationstechnik (BSI) for Common Criteria evaluations that include the assurance requirements AVA_VAN.5 with high attack potential.

**FDP_RIP.1 Subset Residual Information Protection**

Hierarchical to: No other components.

This family addresses the need to ensure that information in a resource is no longer accessible when the resource is deallocated, and that therefore newly created objects do not contain information that was accidentally left behind in the resources used to create the objects. The following Functional Requirement to the TOE can be derived from the CC component FDP_RIP.1:

**FDP_RIP.1.1** The TSF shall ensure that any previous information content of a resource is made unavailable upon the deallocation of the resource from the following objects: all objects (variables) used by the Crypto Library as specified in the user guidance documentation.

Dependencies: No dependencies.

**Note 6.** The TSF ensures that, upon exit from each function, with the exception of input parameters, return values or locations where it is explicitly documented that values remain at specific addresses, any memory resources used by that function that contained temporary or secret values are cleared.

**FCS_CKM.4 Cryptographic Key Destruction**

Hierarchical to: No other components.

**FCS_CKM.4.1** The TSF shall destroy cryptographic keys in accordance with a specified cryptographic key destruction method overwrite that meets the following: ISO11568

Application Notes: The Crypto Library V2.0 on P60x017/041PVE provides the smartcard embedded software with library calls to perform various cryptographic algorithms that involve keys (e.g., DES, RSA, etc.). Through the parameters of the library calls the smartcard embedded software provides keys for the cryptographic algorithms. To perform its cryptographic algorithms the library copies these keys, or a transformation thereof, to the working-buffer (supplied by the smartcard embedded software) and/or the memory/special function registers of the P60x017/041PVE. Depending upon the algorithm the library either overwrites these keys before returning control to the smartcard embedded software or
provides a library call to through which the smartcard embedded software can clear these keys. In the case of a separate library call to clear keys the guidance instructs the smartcard embedded software when/how this call should be used.

Dependencies: [FDP_ITC.1 Import of user data without security attributes, or FDP_ITC.2 Import of user data with security attributes, or FCS_CKM.1 Cryptographic Key Generation]

Note: Clearing of keys that are provided by the smartcard embedded software to the Crypto Library V2.0 on P60x017/041PVE is the responsibility of the smartcard embedded software.

6.1.3 Extended TOE security functional requirements

The SFRs in Table 10, Table 11, Table 12 are further supplemented by two iterations of an extended SFR introduced in the following subsections of this Security Target, as listed in Table 13.

Table 13. SFRs defined in this Security Target

<table>
<thead>
<tr>
<th>Name</th>
<th>Title</th>
<th>Defined in</th>
</tr>
</thead>
<tbody>
<tr>
<td>FDP_SOP.1[Copy]</td>
<td>Secure basic operations (secure copy)</td>
<td>Specified in this ST, see below.</td>
</tr>
<tr>
<td>FDP_SOP.1[Compare]</td>
<td>Secure basic operations (secure compare)</td>
<td>Specified in this ST, see below.</td>
</tr>
</tbody>
</table>

The FDP_SOP.1 (secure basic operations) is introduced as a new component within a new family FDP_SOP consisting only of that new component

**FDP_SOP.1[Copy]**

Hierarchical to: No other components.

FDP_SOP.1.1 The TSF shall provide a *Copy* function on data *from source ROM, RAM and EEPROM to destination RAM*.

Application Notes: The security functionality is resistant against side channel analysis and other attacks described in [36].

Note:

**FDP_SOP.1[Compare]**

Hierarchical to: No other components.

FDP_SOP.1.1 The TSF shall provide a *Compare* function on data *residing in ROM, RAM and EEPROM*.

Application Notes: The security functionality is resistant against side channel analysis and other attacks described in [36].

Note:
### 6.2 Security Assurance Requirements

Table 14 below lists all security assurance components that are valid for this Security Target. These security assurance components are required by EAL6 or by the Protection Profile [10]. Augmentations by the Security Target are marked with ST.

<table>
<thead>
<tr>
<th>SAR</th>
<th>Title</th>
<th>Required by</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADV_ARC.1</td>
<td>Security architecture description</td>
<td>PP / EAL6</td>
</tr>
<tr>
<td>ADV_FSP.5</td>
<td>Complete semi-formal functional specification with additional error information</td>
<td>EAL6</td>
</tr>
<tr>
<td>ADV_IMP.2</td>
<td>Complete mapping of implementation representation of the TSF</td>
<td>EAL6</td>
</tr>
<tr>
<td>ADV_INT.3</td>
<td>Minimally complex internals</td>
<td>EAL6</td>
</tr>
<tr>
<td>ADV_TDS.5</td>
<td>Complete Semiformal modular design</td>
<td>EAL6</td>
</tr>
<tr>
<td>ADV_SPM.1</td>
<td>Security Policy Modelling</td>
<td>EAL6</td>
</tr>
<tr>
<td>AGD_OPE.1</td>
<td>Operational user guidance</td>
<td>PP / EAL6</td>
</tr>
<tr>
<td>AGD_PRE.1</td>
<td>Preparative procedures</td>
<td>PP / EAL6</td>
</tr>
<tr>
<td>ALC_CMC.5</td>
<td>Advanced support</td>
<td>PP / EAL6</td>
</tr>
<tr>
<td>ALC_CMS.5</td>
<td>Development tools CM coverage</td>
<td>EAL6</td>
</tr>
<tr>
<td>ALC_DEL.1</td>
<td>Delivery procedures</td>
<td>PP / EAL6</td>
</tr>
<tr>
<td>ALC_DVS.2</td>
<td>Sufficiency of security measures</td>
<td>PP / EAL6</td>
</tr>
<tr>
<td>ALC_FLR.1</td>
<td>Flaw remediation</td>
<td>ST</td>
</tr>
<tr>
<td>ALC_LCD.1</td>
<td>Developer defined life-cycle model</td>
<td>PP / EAL6</td>
</tr>
<tr>
<td>ALC_TAT.3</td>
<td>Compliance with implementation standards – all parts</td>
<td>EAL6</td>
</tr>
<tr>
<td>ASE_CCL.1</td>
<td>Conformance claims</td>
<td>PP / EAL6</td>
</tr>
<tr>
<td>ASE_ECD.1</td>
<td>Extended components definition</td>
<td>PP / EAL6</td>
</tr>
<tr>
<td>ASE_INT.1</td>
<td>ST introduction</td>
<td>PP / EAL6</td>
</tr>
<tr>
<td>ASE_OBJ.2</td>
<td>Security objectives</td>
<td>PP / EAL6</td>
</tr>
<tr>
<td>ASE_REQ.2</td>
<td>Derived security requirements</td>
<td>PP / EAL6</td>
</tr>
<tr>
<td>ASE_SPD.1</td>
<td>Security problem definition</td>
<td>PP / EAL6</td>
</tr>
<tr>
<td>ASE_TSS.2</td>
<td>TOE summary specification</td>
<td>ST</td>
</tr>
<tr>
<td>ATE_COV.3</td>
<td>Rigorous analysis of coverage</td>
<td>EAL6</td>
</tr>
<tr>
<td>ATE_DPT.3</td>
<td>Testing: modular design</td>
<td>EAL6</td>
</tr>
</tbody>
</table>
6.2.1 Refinements of the TOE Security Assurance Requirements

The ST claims strict conformance to the Protection Profile [10], and therefore it has to be conform to the refinements of the TOE security assurance requirements (see Application Note 19 of the PP).

The Hardware Security Target [11] has chosen the evaluation assurance level EAL6+. This Hardware Security Target bases on the Protection Profile [10], which requires the lower level EAL4+. This implies that the refinements made in the Protection Profile [10], section 6.2.1 Refinements of the TOE Assurance Requirements, for EAL4+ had to be refined again in order to ensure EAL6+ in the Hardware Security Target (this was necessary for ACM_CMS.5 and ADV_FSP.5).

Since these refinements explain and interpret the CC for hardware, these refinements do not affect the additional software in this composite TOE. Therefore all refinements made in the PP [10] are valid without change for the composite TOE.

6.3 Security Requirements Rationale

6.3.1 Rationale for the security functional requirements

Section 7.2 of the PP [10] provides a rationale for the mapping between security functional requirements and security objectives defined in the Protection Profile. The mapping is reproduced in the following table.

<table>
<thead>
<tr>
<th>Objective</th>
<th>TOE Security Functional Requirements</th>
</tr>
</thead>
<tbody>
<tr>
<td>O.Leak-Inherent</td>
<td>FDP_ITT.1 &quot;Basic internal transfer protection&quot;</td>
</tr>
<tr>
<td></td>
<td>FPT_ITT.1 &quot;Basic internal TSF data transfer protection&quot;</td>
</tr>
<tr>
<td></td>
<td>FDP_IFC.1 &quot;Subset information flow control&quot;</td>
</tr>
<tr>
<td>O.Phys-Probing</td>
<td>FPT_PHP.3 &quot;Resistance to physical attack&quot;</td>
</tr>
<tr>
<td>O.Malfunction</td>
<td>FRU_FLT.2 &quot;Limited fault tolerance&quot;</td>
</tr>
<tr>
<td></td>
<td>FPT_FLS.1 &quot;Failure with preservation of secure state&quot;</td>
</tr>
<tr>
<td>O.Phys-Manipulation</td>
<td>FPT_PHP.3 &quot;Resistance to physical attack&quot;</td>
</tr>
<tr>
<td>O.Leak- Forced</td>
<td>All requirements listed for O.Leak-Inherent</td>
</tr>
<tr>
<td></td>
<td>FDP_ITT.1, FPT_ITT.1, FDP_IFC.1</td>
</tr>
<tr>
<td></td>
<td>plus those listed for O.Malfunction and O.Phys-Manipulation</td>
</tr>
<tr>
<td></td>
<td>FRU_FLT.2, FPT_FLS.1, FPT_PHP.3</td>
</tr>
<tr>
<td>O.Abuse-Func</td>
<td>FMT_LIM.1 &quot;Limited capabilities&quot;</td>
</tr>
</tbody>
</table>
### Objective

**TOE Security Functional Requirements**

<table>
<thead>
<tr>
<th>Objective</th>
<th>Requirements</th>
</tr>
</thead>
<tbody>
<tr>
<td>O.HW_DES3</td>
<td>FCS_COP.1[DES]</td>
</tr>
<tr>
<td>O.FM_FW</td>
<td>FDP_ACC.1[MEM] FDP_ACF.1[MEM] FMT_MSA.3[MEM]</td>
</tr>
<tr>
<td>O.CUST_RECONFIG</td>
<td>FMT_SMF.1</td>
</tr>
</tbody>
</table>

**Note 7.** O.RND has been extended if compared to the PP [10] to include also a software RNG (see also Note 3). The rationale given in the PP only covers the part of O.RND dealing with the hardware RNG. For O.RND additional functionality (software RNG) and additional requirements (FCS_RNG.1[DET]) have been added. The explanation following Table 17 describe this in more detail.

The Hardware Security Target [11] lists a number of security objectives and SFRs that are additional to the Security Objectives and SFRs in the Protection Profile. These are listed in the following table.

### Table 16. Mapping of SFRs to Security Objectives in the Hardware ST

<table>
<thead>
<tr>
<th>Objectives</th>
<th>TOE Security Functional Requirements</th>
</tr>
</thead>
<tbody>
<tr>
<td>O.HW_DES3</td>
<td>FCS_COP.1[DES]</td>
</tr>
<tr>
<td>O.FM_FW</td>
<td>FDP_ACC.1[MEM] FDP_ACF.1[MEM] FMT_MSA.3[MEM]</td>
</tr>
<tr>
<td>O.CUST_RECONFIG</td>
<td>FMT_SMF.1</td>
</tr>
</tbody>
</table>
The rationales for the mappings in Table 16 may be found in the Hardware ST [11]. Finally, this ST lists a number of security objectives and SFRs additional to both the PP and the Hardware ST. These are listed in the following table.

Table 17. Mapping of SFRs to Security Objectives in this ST

<table>
<thead>
<tr>
<th>Objectives</th>
<th>TOE Security Functional Requirements</th>
</tr>
</thead>
<tbody>
<tr>
<td>O.EEPROM_INTEGRITY</td>
<td>FDP_SDI.2</td>
</tr>
<tr>
<td>O.DES</td>
<td>FCS_COP.1[SW-DES] ADV.ARC.1 (and underlying platform SFRs)</td>
</tr>
<tr>
<td>O.RSA</td>
<td>FCS_COP.1[RSA] FCS_COP.1[RSA_Pad] ADV.ARC.1 (and underlying platform SFRs)</td>
</tr>
<tr>
<td>O.RSA_PubExp</td>
<td>FCS_COP.1[RSA_PubExp] ADV.ARC.1 (and underlying platform SFRs)</td>
</tr>
<tr>
<td>O.RSA_KeyGen</td>
<td>FCS_CKM.1[RSA] ADV.ARC.1 (and underlying platform SFRs)</td>
</tr>
<tr>
<td>O.ECDSA</td>
<td>FCS_COP.1[ECDSA] ADV.ARC.1 (and underlying platform SFRs)</td>
</tr>
<tr>
<td>O.ECC_DHKE</td>
<td>FCS_COP.1[ECC_DHKE] ADV.ARC.1 (and underlying platform SFRs)</td>
</tr>
<tr>
<td>O.ECC_Add</td>
<td>FCS_COP.1[ECC_Additional] ADV.ARC.1 (and underlying platform SFRs)</td>
</tr>
<tr>
<td>O.ECC_KeyGen</td>
<td>FCS_CKM.1[ECC] ADV.ARC.1 (and underlying platform SFRs)</td>
</tr>
<tr>
<td>O.SHA</td>
<td>FCS_COP.1[SHA] ADV.ARC.1 (and underlying platform SFRs)</td>
</tr>
<tr>
<td>O.Copy</td>
<td>FDP_SOP.1[Copy] ADV.ARC.1 (and underlying platform SFRs)</td>
</tr>
<tr>
<td>O.REUSE</td>
<td>FDP_RIP.1 FCS_CKM.4</td>
</tr>
<tr>
<td>O.Compare</td>
<td>FDP_SOP.1[Compare] ADV.ARC.1 (and underlying platform SFRs)</td>
</tr>
<tr>
<td>O.RND</td>
<td>FCS_RNG.1[DET] ADV.ARC.1 (and underlying platform SFRs)</td>
</tr>
<tr>
<td>OE.Plat-Appl</td>
<td>Not applicable</td>
</tr>
<tr>
<td>OE.Resp-Appl</td>
<td>Not applicable</td>
</tr>
</tbody>
</table>
Objectives | TOE Security Functional Requirements
---|---
OE-Process-Sec-IC | Not applicable

The justification of the security objectives O.DES, O.RSA, O.RSA_PubExp, O.RSA_KEYGen, O.ECDSA, O.ECC_DHKE, O.ECC_Add, O.ECC_KeyGen, O.SHA, O.COPY and O.COMPARE are all as follows:

- Each objective is directly implemented by a single SFR specifying the (cryptographic) service that the objective wishes to achieve (see the above table for the mapping).

- The requirements and architectural measures that originally were taken from the Protection Profile [10] and thus were also part of the Security Target of the hardware (chip) evaluation support the objective:
  - ADV.ARC.1 (and underlying platform SFRs) supports the objective by ensuring that the TOE works correctly (i.e., all of the TOE’s capabilities are ensured) within the specified operating conditions and maintains a secure state when the TOE is outside the specified operating conditions. A secure state is also entered when perturbation or DFA attacks are detected.
  - ADV.ARC.1 (and underlying platform SFRs) ensures that no User Data (plain text data, keys) or TSF Data is disclosed when they are transmitted between different functional units of the TOE (i.e., the different memories, the CPU, cryptographic co-processors), thereby supporting the objective in keeping confidential data secret.
  - ADV.ARC.1 (and underlying platform SFRs) by ensuring that User Data and TSF Data are not accessible from the TOE except when the Smartcard Embedded Software decides to communicate them via an external interface.

The justification of the security objective O.REUSE is as follows:

- O.REUSE requires the TOE to provide procedural measures to prevent disclosure of memory contents that was used by the TOE. This applies to the Crypto Library V2.0 on P60x017/041PVE and is met by the SFR FDP_RIP.1 and FCS_CKM.4, which requires the library to make unavailable all memory contents that has been used by it. Note that the requirement for residual information protection applies to all functionality of the Cryptographic Library.

The justification of the security objective O.RND is as follows:

- O.RND requires the TOE to generate random numbers with (a) ensured cryptographic quality (i.e. not predictable and with sufficient entropy) such that (b) information about the generated random numbers is not available to an attacker. (a) Ensured cryptographic quality (sufficient entropy part) of generated random numbers is met by FCS_RNG.1.1[DET] through the characteristic ‘deterministic’ and the random number generator meeting ANSI X9.17 (FCS_RNG.1.2[DET]). Ensured cryptographic quality (not predictable part) of generated random numbers is met by FCS_RNG.1[DET] through the characteristic ‘chi-squared test of the seed generator’ and FCS_RNG.1 from the certified hardware platform. (b) Information about the generated random numbers is not available to an attacker is met through ADV.ARC.1, which prevent physical manipulation and malfunction of the TOE and support this objective because they prevent attackers from manipulating or otherwise affecting the random number generator.
6.3.2 Extended requirements

This Security Target does define extended requirements, because there are no existing SFRs available that cover the claimed functionality. The PP [10] contains extended functional requirements, which are explained in the rationale of the PP (see [10], section 5).

6.3.3 Dependencies of security requirements

SFRs [FDP_ITC.1, or FDP_ITC.2 or FCS_CKM.1] are not included in this Security Target for FCS_COP.1[SW-DES] and FCS_COP.1[SHA] since the TOE only provides a pure engine for these algorithms without additional features like the handling of keys or importing data from outside the TOE. Therefore the Smartcard Embedded Software must fulfil these requirements related to the needs of the realized application.

6.3.4 Rationale for the Assurance Requirements

The selection of assurance components and augmentations is generally based on EAL6, the underlying Protection Profile [10], and the Security Target of the hardware [11].

EAL6 was chosen to provide an even stronger baseline of assurance than the EAL4 in the Protection Profile. The augmentations ALC_FLR.1 and ASE_TSS.2 were chosen to extend the level of assurance even further.

7. TOE Summary Specification

This chapter describes the “IT Security Functionality”.

7.1 IT Security Functionality

The evaluation of this cryptographic library is performed as a composite evaluation, where the TOE comprises both the underlying hardware and the embedded software (cryptographic library). The TOE of this composite evaluation therefore extends the security functionality already available in the chip platform (see section 7.1 “Portions of the TOE Security Functionality” of the Hardware Security [11]). The security functionality of the hardware platform is listed in the following table; the additional security functionality provided by the cryptographic library is described in the following sub-sections.

Table 18. IT security functionalities defined in the Hardware Security Target [11]

<table>
<thead>
<tr>
<th>Name</th>
<th>Title</th>
</tr>
</thead>
<tbody>
<tr>
<td>SS.RNG</td>
<td>Random Number Generator</td>
</tr>
<tr>
<td>SS.HW_DES</td>
<td>Triple-DES coprocessor</td>
</tr>
<tr>
<td>SS.RECONFIG</td>
<td>Post Delivery Configuration</td>
</tr>
<tr>
<td>SF.OPC</td>
<td>Control of Operating Conditions</td>
</tr>
<tr>
<td>SF.PHY</td>
<td>Protection against Physical Manipulation</td>
</tr>
<tr>
<td>SF.LOG</td>
<td>Logical Protection</td>
</tr>
<tr>
<td>SF.COMP</td>
<td>Protection of Mode Control</td>
</tr>
</tbody>
</table>
The security functionality SS.RNG implements the hardware RNG. The TOE also implements software RNG as part of security functionality SF.SW_RNG; for details see section 7.1.1.11. The hardware RNG is not externally visible through the interfaces of the Crypto Library; instead users of the Crypto Library are intended to use the software RNG (SF.SW_RNG).

The security functionality SF.LOG is extended by the crypto library TOE as described in section 7.2.

The following TSF are not used by the Crypto Library:

- SF.COMP (no special mode required)
- SF.MEM_ACC (only access to own code and workspace needed, no further assumptions about memory access are made)
- SF.SFR_ACC (only access to used SFRs needed, no further assumptions about SFR access are made)
- SF.FFW (no firmware used)
- SF.FIRMWARE (no firmware used)
- SS.RECONFIG (no reconfiguration possible when Crypto Library runs)

The IT security functionalities directly correspond to the TOE security functional requirements defined in section 6.1. The definitions of the IT security functionalities refer to the corresponding security functional requirements.

### 7.1.1 Security Services

#### 7.1.1.1 SS.DES

The TOE uses the SmartMX2 DES hardware coprocessor to provide a DES encryption and decryption facility using 56-bit keys, and to provide Triple-DES encryption and decryption. The Triple-DES function uses double-length or triple-length keys with sizes of 112 or 168 bits respectively.

The TOE implements two library versions for the DES (phSmx2CIFDes library and part of phSmx2CISymCfg library) with different security configurations.

The supported modes are ECB, CBC and CMAC (i.e. the CBC mode applied to the block cipher algorithm 3DES or DES).

In addition, the TOE provides the ability to compute a CBC-MAC. The CBC-MAC mode of operation is rather similar to the CBC mode of operation, but returns only the last cipher text (see also [27], Algorithm 1, or [31], Appendix F). Like ECB and CBC, the CBC-MAC mode of operation can also be applied to both DES and 3DES as underlying block cipher algorithm.
To fend off attackers with high attack potential an adequate security level must be used (references can be found in national and international documents and standards). In particular this means that Single-DES shall not be used.

SS.DES is a modular basic cryptographic function which provides the DES and Triple-DES algorithm (with two and three keys) as defined by the standard [30].

The interface to SS.DES allows performing Single-DES or 2-key and 3-key Triple-DES operations independent from prior key loading. The user has to take care that adequate keys of the correct size are loaded before the cryptographic operation is performed. Details are described in the user manual [16]. All modes of operation (ECB, CBC, CBC-MAC) can be applied to DES, two-key 3DES and three-key 3DES for a total of nine possible combinations.

Attack resistance for this security functionality is discussed in section 7.2.

This security functionality covers:
- FCS_COP.1[SW-DES]

7.1.1.2 SS.RSA

The TOE provides functions that implement the RSA algorithm for data encryption, decryption, signature and verification. All algorithms are defined in PKCS #1, v2.1 (RSAEP, RSADP, RSAP1, RSAVP1).

This routine supports various key lengths from 512 bits to 2240 bits. To fend off attackers with high attack potential an adequate key length must be used (references can be found in national and international documents and standards).

The TOE contains modular exponentiation functions, which, together with other functions in the TOE, perform the operations required for RSA encryption or decryption. Two different RSA algorithms are supported by the TOE, namely the "Simple Straight Forward Method" (called RSA "straight forward", the key consists of the pair n and d) and RSA using the "Chinese Remainder Theorem" (RSA CRT, the key consists of the quintuple p, q, dp, dq, qInv).

Attack resistance for this security functionality is discussed in section 7.2.

This security functionality covers:
- FCS_COP.1[RSA]

7.1.1.3 SS.RSA_Pad

The TOE provides functions that implement the RSA algorithm and the RSA-CRT algorithm for message and signature encoding. This IT security functionality supports the EME-OAEP and EMSA-PSS signature scheme. All algorithms are defined in PKCS #1, v2.1 (EME-OAEP, EMSA-PSS).

This routine supports various key lengths from 512 bits to 2240 bits. To fend off attackers with high attack potential an adequate key length must be used (references can be found in national and international documents and standards).

Attack resistance for this security functionality is discussed in section 7.2.

This security functionality covers:
- FCS_COP.1[RSA_Pad]
7.1.1.4 SS.RSA_PublicExp

The TOE provides functions that implement computation of an RSA public key from a private CRT key. All algorithms are defined in PKCS #1, v2.1.

This routine supports various key lengths from 512 bits to 1920 bits (CRT). To fend off attackers with high attack potential an adequate key length must be used (references can be found in national and international documents and standards).

Attack resistance for this security functionality is discussed in section 7.2.

This security functionality covers:
- FCS_COP.1[RSA_PubExp]

7.1.1.5 SS.ECDSA

The TOE provides functions to perform ECDSA Signature Generation and Signature Verification according to ISO/IEC 15946-2.

Note that hashing of the message must be done beforehand and is not provided by this security functionality, but could be provided by SS.SHA.

The supported key length is 128 bits to 384 bits for signature generation and 128 bits to 448 bits for signature verification. To fend off attackers with high attack potential an adequate key length must be used (references can be found in national and international documents and standards).

Attack resistance for this security functionality is discussed in section 7.2.

This security functionality covers:
- FCS_COP.1[ECDSA]

7.1.1.6 SS.ECC_DHKE

The TOE provides functions to perform Diffie-Hellman Key Exchange according to ISO/IEC 15946-3.

The supported key length is 128 bits to 384 bits. To fend off attackers with high attack potential an adequate key length must be used (references can be found in national and international documents and standards).

Attack resistance for this security functionality is discussed in section 7.2.

This security functionality covers:
- FCS_COP.1[ECC_DHKE]

7.1.1.7 SS.ECC_Additional

The TOE provides functions to perform a full ECC point addition according to ISO/IEC 15946-1 as well as a basic curve parameter check for EC domain parameter.

The supported key length is 128 bits to 512 bits. To fend off attackers with high attack potential an adequate key length must be used (references can be found in national and international documents and standards).

Attack resistance for this security functionality is discussed in section 7.2.

This security functionality covers:
- FCS_COP.1[ECC_Additional]
7.1.1.8 SS.RSA_KeyGen

The TOE provides functions to generate RSA key pairs as described in PKCS #1, v2.1 and "Bundesnetzagentur für Elektrizität, Gas, Telekommunikation, Post und Eisenbahnen: Bekanntmachung zur elektronischen Signatur nach dem Signaturgesetz und der Signaturverordnung (Übersicht über geeignete Algorithmen), German "Bundesanzeiger Nr. 85", p. 2034, June 7th, 2011".

It supports various key lengths from 512 bits to 2176 bits. To fend off attackers with high attack potential an adequate key length must be used (references can be found in national and international documents and standards).

Two different output formats for the key parameters are supported by the TOE, namely the "Simple Straight Forward Method" (RSA "straight forward") and RSA using the "Chinese Remainder Theorem" (RSA CRT).

Attack resistance for this security functionality is discussed in section 7.2.

This security functionality covers:
- FCS_CKM.1[RSA]

7.1.1.9 SS.ECC_KeyGen

The TOE provides functions to perform ECC over GF(p) Key Generation according to ISO/IEC 15946-1 section 6.1 and "Bundesnetzagentur für Elektrizität, Gas, Telekommunikation, Post und Eisenbahnen: Bekanntmachung zur elektronischen Signatur nach dem Signaturgesetz und der Signaturverordnung (Übersicht über geeignete Algorithmen), German "Bundesanzeiger Nr. 85", p. 2034, June 7th, 2011".

It supports key length from 128 to 384 bits. To fend off attackers with high attack potential an adequate key length must be used (references can be found in national and international documents and standards).

Attack resistance for this security functionality is discussed in section 7.2.

This security functionality covers:
- FCS_CKM.1[ECC]

7.1.1.10 SS.SHA

The TOE implements functions to compute the Secure Hash Algorithms SHA-1, SHA-224, SHA-256, SHA-384 and SHA-512 according to the standard FIPS 180-3 [32].

To fend off attackers with high attack potential an adequate security level must be used (references can be found in national and international documents and standards). In particular this means that SHA-1 shall not be used.

This security functionality covers:
- FCS_COP.1[SHA]

7.1.1.11 SS.SW_RNG

The TOE contains both a hardware Random Number Generator (RNG) and a software RNG; for the hardware RNG (SS.SW_RNG) see the Note 8. SS.SW_RNG consists of the implementation of the software RNG and of appropriate online tests for the hardware
RNG (as required for FCS_RNG.1[DET] taken from the Protection Profile [10] and the proposal for AIS20/31 [7]):

The Crypto Library implements a software (pseudo) RNG that can be used as a general purpose random source. This software RNG has to be seeded by random numbers taken from the hardware RNG implemented in the SmartMX2 processor. The implementation of the software RNG is based on the standard ANSI X9.17 as described in [25].

In addition, the Crypto Library implements appropriate online tests according to the Hardware User Guidance Manual [12] for the hardware RNG, which fulfils the functionality class P2 defined by the AIS31 [6] and class PTG.2 defined by the proposal for AIS20/31 [7], as required by SFR FCS_RNG.1[DET]. The interface of SS.SW_RNG allows to test the hardware RNG and to seed the software RNG after successful testing.

This security functionality covers:
- FCS_RNG.1[DET]

7.1.1.12 SS.COPY

The security service SS.COPY implements functionality to copy memory content in a secure manner protected against attacks.

This resistance against attacks is described in section 7.2.

This security functionality covers:
- FDP_SOP.1[COPY]

7.1.1.13 SS.COMPARE

The security service SS.COMPARE implements functionality to compare different blocks of memory content in a manner protected against attacks.

This resistance against attacks is described in section 7.2.

This security functionality covers:
- FDP_SOP.1[COMPARE]

7.1.2 Security Functions

7.1.2.1 SF.Object_Reuse

The TOE provides internal security measures which clear memory areas used by the Crypto Library after usage. This functionality is required by the security functional component FDP_RIP.1 taken from the Common Criteria Part 2 [2].

These measures ensure that a subsequent process may not gain access to cryptographic assets stored temporarily in memory used by the TOE.

This security functionality covers:
- FDP_RIP.1
- FCS_CKM.4

7.2 Security architectural information

Since this Security Target claims the assurance requirement ASE_TSS.2 security architectural information on a very high level is supposed to be included in the TSS to inform potential customers on how the TOE protects itself against interference, logical
tampering and bypass. In the security architecture context, this covers the aspects selfprotection and non-bypassability.

**SF.COMP**

The protection of mode control is completely covered by the underlying hardware platform [11]

**SF.LOG**

The logical protection relates to the SFRs FDP_ITT.1, FPT_ITT.1 and FDP_IFC.1. The underlying hardware platform contains a number of hardware countermeasures, and for details is referred to the Security Target of the hardware platform [11].

For DES, the resistance against SPA, DPA and timing attacks is provided by the Triple-DES co-processor (which supports single DES and Triple-DES operations) in the hardware part of the TOE. In addition, the TOE implements two library versions for the DES algorithm (phSmx2ClDes library and part of phSmx2ClSymCfg library) with different security configurations. For more details on those different configurations please refer the user guidance documentation of the Crypto Library [15].

The TOE adds a number of countermeasures to protect RSA calculations and RSA key generation, modulus and exponent blinding is used. Furthermore, are timing attacks prevented using careful coding and timing resistance of the underlying co-processor.

For all ECC related calculations, randomized projective coordinates are used. Timing attacks are prevented using careful coding and timing resistance of the underlying co-processor.

For the key generation algorithms, there is no interface available to force the key generation to repeat the previous calculation with the same parameters.

For RSA also the number of times that the key generation and public key computation can be performed is limited.

For the secure compare and secure copy function measures randomizing the program flow are implemented.

**SF.OPC**

The control of operation conditions relates to the security requirements FRU_FLT.2 and FPT_FLS.1. The underlying hardware platform contains a number of hardware countermeasures. For the details is referred to the Security Target of the hardware platform [11]

The TOE implements a number of software sensors that detect DFA attacks on DES, RSA and ECC. Also software sensors are implemented to detect perturbation attacks in the secure copy and the secure compare functions.

**SF.PHY**

Protection against physical manipulation and probing is completely covered by the underlying hardware platform [11].
8. Annexes

8.1 Further Information contained in the PP

The Annex of the Protection Profile ([10], chapter 7) provides further information. Section 7.1 of the PP describes the development and production process of smartcards, containing a detailed life-cycle description and a description of the assets of the Integrated Circuits Designer/Manufacturer. Section 7.2 of the PP is concerned with security aspects of the Smartcard Embedded Software (further information regarding A.Resp-Appl and examples of specific Functional Requirements for the Smartcard Embedded Software). Section 8.3 of the PP gives examples of Attack Scenarios.

8.2 Glossary and Vocabulary

Note: To ease understanding of the used terms the glossary of the Protection Profile [10] is included here.

Application Data: All data managed by the Security IC Embedded Software in the application context. Application data comprise all data in the final Security IC.

Boot Mode: CPU mode of the TOE dedicated to the start-up of the TOE after every reset. This mode is not accessible for the Smartcard Embedded Software.

Composite Product Integrator: Role installing or finalizing the IC Embedded Software and the applications on platform transforming the TOE into the unpersonalized Composite Product after TOE delivery. The TOE Manufacturer may implement IC Embedded Software delivered by the Security IC Embedded Software Developer before TOE delivery (e.g. if the IC Embedded Software is implemented in ROM or is stored in the non-volatile memory as service provided by the IC Manufacturer or IC Packaging Manufacturer).

Composite Product Manufacturer: The Composite Product Manufacturer has the following roles (i) the Security IC Embedded Software Developer (Phase 1), (ii) the Composite Product Integrator (Phase 5) and (iii) the Personalizer (Phase 6). If the TOE is delivered after Phase 3 in form of wafers or sawn wafers (dice) he has the role of the IC Packaging Manufacturer (Phase 4) in addition.

The customer of the TOE Manufacturer who receives the TOE during TOE Delivery. The Composite Product Manufacturer includes the Security IC Embedded Software developer and all roles after TOE Delivery up to Phase 6 (refer to Figure 2 on page 10 and Section 7.1.1).

CPU mode: Mode in which the CPU operates. The TOE supports four modes, the Boot Mode, Test Mode, Firmware Mode and System Mode.
The Smartcard Embedded Software can only run in System Mode. The other three modes (Boot, Test, and Firmware) are not accessible for the Smartcard Embedded Software.

**End-consumer**
User of the Composite Product in Phase 7.

**Exception interrupts**
Non-maskable interrupt of program execution starting from fixed (depending on exception source) addressess and enabling the System Mode. The source of exceptions are: hardware breakpoints, single fault injection detection, illegal instructions, stack overflow and unauthorised system calls.

**FabKey Area**
A memory area in the EEPROM that contains data that is programmed during testing by the IC Manufacturer. The amount of data and the type of information can be selected by the customer.

**Firmware Mode**
CPU mode of the TOE dedicated to execution of the Emulation Framework, MIFARE DESFire and MIFARE Plus Operating System, which is part of the Security IC Dedicated Support Software. This mode is not accessible for the Security IC Embedded Software.

**IC Dedicated Software**
IC proprietary software embedded in a Security IC (also known as IC firmware) and developed by the IC Developer. Such software is required for testing purpose (IC Dedicated Test Software) but may provide additional services to facilitate usage of the hardware and/or to provide additional services (IC Dedicated Support Software).

**IC Dedicated Test Software**
That part of the IC Dedicated Software (refer to above) which is used to test the TOE before TOE Delivery but which does not provide any functionality thereafter.

**IC Dedicated Support Software**
That part of the IC Dedicated Software (refer to above) which provides functions after TOE Delivery. The usage of parts of the IC Dedicated Software might be restricted to certain phases.

**Initialization Data**
Initialization Data defined by the TOE Manufacturer to identify the TOE and to keep track of the Security IC’s production and further life-cycle phases are considered as belonging to the TSF data. These data are for instance used for traceability and for TOE identification (identification data).

**Integrated Circuit (IC)**
Electronic component(s) designed to perform processing and/or memory functions.

**Memory**
The memory comprises of the RAM, ROM and the EEPROM of the TOE.

**Memory Management Unit**
The MMU maps the virtual addresses used by the CPU into the physical addresses of RAM, ROM and EEPROM. This mapping is done based on memory partitioning. Memory partitioning is fixed.
MIFARE Contact-less smart card interface standard, complying with ISO14443A.

Pre-personalization Data Any data supplied by the Card Manufacturer that is injected into the non-volatile memory by the Integrated Circuits manufacturer (Phase 3). These data are for instance used for traceability and/or to secure shipment between phases.

Security IC (as used in this Protection Profile) Composition of the TOE, the Security IC Embedded Software, User Data and the package (the Security IC carrier).

Security IC Embedded Software Software embedded in a Security IC and normally not being developed by the IC Designer. The Security IC Embedded Software is designed in Phase 1 and embedded into the Security IC in Phase 3 or in later phases of the Security IC product life-cycle. Some part of that software may actually implement a Security IC application others may provide standard services. Nevertheless, this distinction doesn’t matter here so that the Security IC Embedded Software can be considered as being application dependent whereas the IC Dedicated Software is definitely not.

Security IC Product Composite product which includes the Security Integrated Circuit (i.e. the TOE) and the Embedded Software and is evaluated as composite target of evaluation in the sense of the Supporting Document.

Special Function Registers Registers used to access and configure the functions for the communication with an external interface device, the cryptographic co-processor for Triple-DES, the Fame2 co-processor for basic arithmetic functions to perform asymmetric cryptographic algorithms, the random numbers generator and chip configuration.

Security Row Top-most 512 bytes of the EEPROM memory reserved for configuration purposes as well as dedicated memory area for the Smartcard Embedded Software to store life-cycle information about the TOE.

Super System Mode This mode represents either the Boot Mode, Test Mode or Firmware Mode.

System Mode The System Mode has unlimited access to the hardware resources (with respect to the memory partition). The Memory Management Unit can be configured in this mode.

Test Features All features and functions (implemented by the IC Dedicated Test Software and/or hardware) which are designed to be used before TOE Delivery only and delivered as part of the TOE.
Test Mode  
CPU mode for configuration of the TOE executing the IC Dedicated Test Software. The Test Mode is permanently and irreversibly disabled after production testing. In the Test Mode specific Special Function Registers are accessible for test purposes.

TOE Delivery  
The period when the TOE is delivered which is (refer to Figure 2 on page 10) either (i) after Phase 3 (or before Phase 4) if the TOE is delivered in form of wafers or sawn wafers (dice) or (ii) after Phase 4 (or before Phase 5) if the TOE is delivered in form of packaged products.

TOE Manufacturer  
The TOE Manufacturer must ensure that all requirements for the TOE (as defined in Section 1.2.2) and its development and production environment are fulfilled (refer to Figure 2 on page 10).

The TOE Manufacturer has the following roles: (i) IC Developer (Phase 2) and (ii) IC Manufacturer (Phase 3). If the TOE is delivered after Phase 4 in form of packaged products, he has the role of the (iii) IC Packaging Manufacturer (Phase 4) in addition.

TSF data  
Data created by and for the TOE, that might affect the operation of the TOE. This includes information about the TOE’s configuration, if any is coded in non-volatile non-programmable memories (ROM), in specific circuitry, in non-volatile programmable memories (for instance E2PROM) or a combination thereof.

User Data  
All data managed by the Smartcard Embedded Software in the application context. User data comprise all data in the final Smartcard IC except the TSF data.
9. Bibliography

9.1 CC + CEM


9.2 AIS


9.3 Hardware-related documents


[12] Guidance, Delivery and Operation Manual for the P60x017/041PVE family of Secure Smart Card Controller

[13] Instruction Set SmartMX2-Family
9.4 Documents related to the crypto library


9.5 Standards and text books

[33] **NIST Special Publication 800-38A**: *Recommendation for Block Cipher Modes of Operation: Methods and Techniques*, December 2001, Morris Dworkin, National Institute of Standards and Technology

[34] **NIST Special Publication 800-38B**: *Recommendation for Block Cipher Modes of Operation: The CMAC Mode for Authentication*, May 2005, Morris Dworkin, National Institute of Standards and Technology


10. Legal information

10.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

10.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer’s own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer’s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer’s applications and products planned, as well as for the planned application and use of customer’s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer’s third party customer(s), NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

10.3 Licenses

ICs with DPA Countermeasures functionality

NXP ICs containing functionality implementing countermeasures to Differential Power Analysis and Simple Power Analysis are produced and sold under applicable license from Cryptography Research, Inc.

10.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.
11. Contents

1. ST Introduction .................................................. 4
   1.1 ST Identification ........................................... 4
   1.2 TOE overview .............................................. 4
   1.2.1 Introduction ............................................. 4
   1.2.2 Life-Cycle ............................................... 5
   1.2.3 Specific Issues of Smartcard Hardware and the
         Common Criteria ............................................. 5
   1.3 TOE Description ........................................... 5
   1.3.1 Hardware Description ................................... 7
   1.3.2 Software Description ................................... 7
   1.3.3 Documentation .......................................... 9
   1.3.4 Interface of the TOE ................................... 9
   1.3.5 Life Cycle and Delivery of the TOE .................... 9
   1.3.6 TOE Intended Usage ................................... 9
   1.3.7 TOE User Environment ................................ 10
   1.3.8 General IT features of the TOE ...................... 10

2. CC Conformance and Evaluation Assurance Level.............................. 10
   2.1 Conformance Claim Rationale ................................ 11

3. Security Problem Definition ........................................ 11
   3.1 Description of Assets ....................................... 11
   3.2 Threats ..................................................... 11
   3.3 Organisational Security Policies .......................... 12
   3.4 Assumptions ................................................. 13

4. Security Objectives ................................................. 13
   4.1 Security Objectives for the TOE ....................... 13
   4.2 Security Objectives for the Security IC
         Embedded Software Development Environment .......... 16
   4.3 Security Objectives for the Operational
         Environment .................................................. 16
   4.4 Security Objectives Rationale ............................ 16

5. Extended components definition ........................................ 20
   5.1 Secure basic operations (FDP_SOP) ..................... 20

6. Security Requirements ............................................. 21
   6.1 Security Functional Requirements ..................... 21
   6.1.1 SFRs of the Protection Profile and the Security
         Target of the platform ..................................... 21
   6.1.2 SFRs added by Crypto Library ....................... 24
   6.1.3 Extended TOE security functional requirements .. 31
   6.2 Security Assurance Requirements ..................... 32
   6.2.1 Refinements of the TOE Security Assurance
         Requirements .................................................. 33
   6.3 Security Requirements Rationale ..................... 33
   6.3.1 Rationale for the security functional requirements .. 33
   6.3.2 Extended requirements ................................. 37
   6.3.3 Dependencies of security requirements .......... 37
   6.3.4 Rationale for the Assurance Requirements ......... 37

7. TOE Summary Specification ......................................... 37
   7.1 IT Security Functionality ................................. 37
   7.1.1 Security Services ....................................... 38
   7.1.1.1 SS.DES ............................................... 38
   7.1.1.2 SS.RSA ............................................... 39
   7.1.1.3 SS.RSA_pad ............................................ 39
   7.1.1.4 SS.RSA_PublicExp .................................... 40
   7.1.1.5 SS.ECDSA .............................................. 40
   7.1.1.6 SS.ECC_DHKE ......................................... 40
   7.1.1.7 SS.ECC_Additional ................................. 40
   7.1.1.8 SS.RSA_KeyGen ....................................... 41
   7.1.1.9 SS.ECC_KeyGen ....................................... 41
   7.1.1.10 SS.SHA ............................................... 41
   7.1.1.11 SS.SW_RNG ............................................ 41
   7.1.1.12 SS.COPY .............................................. 42
   7.1.1.13 SS.COMPARE .......................................... 42
   7.1.2 Security Functions ...................................... 42
   7.1.2.1 SF.Object_Reuse ...................................... 42
   7.2 Security architectural information ................. 42

8. Annexes .............................................................. 44
   8.1 Further Information contained in the PP ........... 44

Please be aware that important notices concerning this document and the product(s)
described herein, have been included in the section 'Legal information'.

© NXP B.V. 2017. All rights reserved.
For more information, visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
Date of release: 09 March 2017
NSCIB-CC-14-46874
Document identifier:
8.2 Glossary and Vocabulary ...........................................44
9. Bibliography ..........................................................48
  9.1 CC + CEM ..........................................................48
  9.2 AIS ......................................................................48
  9.3 Hardware-related documents ..................................48
  9.4 Documents related to the crypto library .................49
  9.5 Standards and text books ........................................49
10. Legal information .....................................................51
  10.1 Definitions ..........................................................51
  10.2 Disclaimers .........................................................51
  10.3 Licenses ...............................................................51
  10.4 Trademarks ..........................................................51
11. Contents ..................................................................52

Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section 'Legal information'.

© NXP B.V. 2017. All rights reserved.

For more information, visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
Date of release: 09 March 2017

Document identifier: NSCIB-CC-14-46574